308 lines
12 KiB
HTML
308 lines
12 KiB
HTML
<HTML>
|
|
<HEAD><TITLE>Place & Route Report</TITLE>
|
|
<STYLE TYPE="text/css">
|
|
<!--
|
|
body,pre{
|
|
font-family:'Courier New', monospace;
|
|
color: #000000;
|
|
font-size:88%;
|
|
background-color: #ffffff;
|
|
}
|
|
h1 {
|
|
font-weight: bold;
|
|
margin-top: 24px;
|
|
margin-bottom: 10px;
|
|
border-bottom: 3px solid #000; font-size: 1em;
|
|
}
|
|
h2 {
|
|
font-weight: bold;
|
|
margin-top: 18px;
|
|
margin-bottom: 5px;
|
|
font-size: 0.90em;
|
|
}
|
|
h3 {
|
|
font-weight: bold;
|
|
margin-top: 12px;
|
|
margin-bottom: 5px;
|
|
font-size: 0.80em;
|
|
}
|
|
p {
|
|
font-size:78%;
|
|
}
|
|
P.Table {
|
|
margin-top: 4px;
|
|
margin-bottom: 4px;
|
|
margin-right: 4px;
|
|
margin-left: 4px;
|
|
}
|
|
table
|
|
{
|
|
border-width: 1px 1px 1px 1px;
|
|
border-style: solid solid solid solid;
|
|
border-color: black black black black;
|
|
border-collapse: collapse;
|
|
}
|
|
th {
|
|
font-weight:bold;
|
|
padding: 4px;
|
|
border-width: 1px 1px 1px 1px;
|
|
border-style: solid solid solid solid;
|
|
border-color: black black black black;
|
|
vertical-align:top;
|
|
text-align:left;
|
|
font-size:78%;
|
|
}
|
|
td {
|
|
padding: 4px;
|
|
border-width: 1px 1px 1px 1px;
|
|
border-style: solid solid solid solid;
|
|
border-color: black black black black;
|
|
vertical-align:top;
|
|
font-size:78%;
|
|
}
|
|
a {
|
|
color:#013C9A;
|
|
text-decoration:none;
|
|
}
|
|
|
|
a:visited {
|
|
color:#013C9A;
|
|
}
|
|
|
|
a:hover, a:active {
|
|
text-decoration:underline;
|
|
color:#5BAFD4;
|
|
}
|
|
.pass
|
|
{
|
|
background-color: #00ff00;
|
|
}
|
|
.fail
|
|
{
|
|
background-color: #ff0000;
|
|
}
|
|
.comment
|
|
{
|
|
font-size: 90%;
|
|
font-style: italic;
|
|
}
|
|
|
|
-->
|
|
</STYLE>
|
|
</HEAD>
|
|
<PRE><A name="Par"></A>PAR: Place And Route Diamond (64-bit) 3.12.1.454.
|
|
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
|
|
Copyright (c) 1995 AT&T Corp. All rights reserved.
|
|
Copyright (c) 1995-2001 Lucent Technologies Inc. All rights reserved.
|
|
Copyright (c) 2001 Agere Systems All rights reserved.
|
|
Copyright (c) 2002-2020 Lattice Semiconductor Corporation, All rights reserved.
|
|
Sat Jan 06 06:25:01 2024
|
|
|
|
C:/lscc/diamond/3.12/ispfpga\bin\nt64\par -f RAM2GS_LCMXO256C_impl1.p2t
|
|
RAM2GS_LCMXO256C_impl1_map.ncd RAM2GS_LCMXO256C_impl1.dir
|
|
RAM2GS_LCMXO256C_impl1.prf -gui -msgset
|
|
//Mac/iCloud/Repos/RAM2GS/CPLD/LCMXO256C/promote.xml
|
|
|
|
|
|
Preference file: RAM2GS_LCMXO256C_impl1.prf.
|
|
|
|
<A name="par_cts"></A><B><U><big>Cost Table Summary</big></U></B>
|
|
Level/ Number Worst Timing Worst Timing Run NCD
|
|
Cost [ncd] Unrouted Slack Score Slack(hold) Score(hold) Time Status
|
|
---------- -------- ----- ------ ----------- ----------- ---- ------
|
|
5_1 * 0 6.770 0 0.273 0 11 Completed
|
|
* : Design saved.
|
|
|
|
Total (real) run time for 1-seed: 11 secs
|
|
|
|
par done!
|
|
|
|
Note: user must run 'Trace' for timing closure signoff.
|
|
|
|
Lattice Place and Route Report for Design "RAM2GS_LCMXO256C_impl1_map.ncd"
|
|
Sat Jan 06 06:25:01 2024
|
|
|
|
|
|
<A name="par_best"></A><B><U><big>Best Par Run</big></U></B>
|
|
PAR: Place And Route Diamond (64-bit) 3.12.1.454.
|
|
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset //Mac/iCloud/Repos/RAM2GS/CPLD/LCMXO256C/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 RAM2GS_LCMXO256C_impl1_map.ncd RAM2GS_LCMXO256C_impl1.dir/5_1.ncd RAM2GS_LCMXO256C_impl1.prf
|
|
Preference file: RAM2GS_LCMXO256C_impl1.prf.
|
|
Placement level-cost: 5-1.
|
|
Routing Iterations: 6
|
|
|
|
Loading design for application par from file RAM2GS_LCMXO256C_impl1_map.ncd.
|
|
Design name: RAM2GS
|
|
NCD version: 3.3
|
|
Vendor: LATTICE
|
|
Device: LCMXO256C
|
|
Package: TQFP100
|
|
Performance: 3
|
|
Loading device for application par from file 'mj5g10x6.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
|
|
Package Status: Final Version 1.19.
|
|
Performance Hardware Data Status: Version 1.124.
|
|
License checked out.
|
|
|
|
|
|
Ignore Preference Error(s): True
|
|
|
|
<A name="par_dus"></A><B><U><big>Device utilization summary:</big></U></B>
|
|
|
|
PIO (prelim) 67/79 84% used
|
|
67/78 85% bonded
|
|
SLICE 76/128 59% used
|
|
|
|
|
|
|
|
Number of Signals: 266
|
|
Number of Connections: 681
|
|
|
|
Pin Constraint Summary:
|
|
67 out of 67 pins locked (100% locked).
|
|
|
|
The following 2 signals are selected to use the primary clock routing resources:
|
|
RCLK_c (driver: RCLK, clk load #: 32)
|
|
PHI2_c (driver: PHI2, clk load #: 14)
|
|
|
|
The following 1 signal is selected to use the secondary clock routing resources:
|
|
nCRAS_c (driver: nCRAS, clk load #: 8, sr load #: 0, ce load #: 0)
|
|
|
|
No signal is selected as Global Set/Reset.
|
|
Starting Placer Phase 0.
|
|
......
|
|
Finished Placer Phase 0. REAL time: 0 secs
|
|
|
|
Starting Placer Phase 1.
|
|
.................
|
|
Placer score = 783987.
|
|
Finished Placer Phase 1. REAL time: 9 secs
|
|
|
|
Starting Placer Phase 2.
|
|
.
|
|
Placer score = 783552
|
|
Finished Placer Phase 2. REAL time: 10 secs
|
|
|
|
|
|
|
|
<A name="par_clk"></A><B><U><big>Clock Report</big></U></B>
|
|
|
|
Global Clock Resources:
|
|
CLK_PIN : 1 out of 4 (25%)
|
|
General PIO: 1 out of 80 (1%)
|
|
|
|
Global Clocks:
|
|
PRIMARY "RCLK_c" from comp "RCLK" on CLK_PIN site "86 (PT4A)", clk load = 32
|
|
PRIMARY "PHI2_c" from comp "PHI2" on PIO site "39 (PB3D)", clk load = 14
|
|
SECONDARY "nCRAS_c" from comp "nCRAS" on PIO site "43 (PB4A)", clk load = 8, ce load = 0, sr load = 0
|
|
|
|
PRIMARY : 2 out of 4 (50%)
|
|
SECONDARY: 1 out of 4 (25%)
|
|
|
|
|
|
|
|
|
|
I/O Usage Summary (final):
|
|
67 out of 79 (84.8%) PIO sites used.
|
|
67 out of 78 (85.9%) bonded PIO sites used.
|
|
Number of PIO comps: 67; differential: 0.
|
|
Number of Vref pins used: 0.
|
|
|
|
I/O Bank Usage Summary:
|
|
+----------+----------------+------------+------------+------------+
|
|
| I/O Bank | Usage | Bank Vccio | Bank Vref1 | Bank Vref2 |
|
|
+----------+----------------+------------+------------+------------+
|
|
| 0 | 36 / 41 ( 87%) | 3.3V | - | - |
|
|
| 1 | 31 / 37 ( 83%) | 3.3V | - | - |
|
|
+----------+----------------+------------+------------+------------+
|
|
|
|
Total placer CPU time: 9 secs
|
|
|
|
Dumping design to file RAM2GS_LCMXO256C_impl1.dir/5_1.ncd.
|
|
|
|
0 connections routed; 681 unrouted.
|
|
Starting router resource preassignment
|
|
WARNING - par: The driver of primary clock net PHI2_c is not placed on one of the PIO sites dedicated for primary clocks. This primary clock will be routed to a H-spine through general routing resource and may suffer from excessive delay or skew.
|
|
WARNING - par: The driver of secondary clock net nCRAS_c is not placed on one of the PIO sites dedicated for secondary clocks. This secondary clock will be routed through general routing resource and may suffer from excessive delay or skew.
|
|
|
|
WARNING - par: The following clock signals will be routed by using generic routing resource and may suffer from excessive delay and/or skew.
|
|
Signal=nCCAS_c loads=8 clock_loads=4
|
|
|
|
Completed router resource preassignment. Real time: 10 secs
|
|
|
|
Start NBR router at 06:25:11 01/06/24
|
|
|
|
*****************************************************************
|
|
Info: NBR allows conflicts(one node used by more than one signal)
|
|
in the earlier iterations. In each iteration, it tries to
|
|
solve the conflicts while keeping the critical connections
|
|
routed as short as possible. The routing process is said to
|
|
be completed when no conflicts exist and all connections
|
|
are routed.
|
|
Note: NBR uses a different method to calculate timing slacks. The
|
|
worst slack and total negative slack may not be the same as
|
|
that in TRCE report. You should always run TRCE to verify
|
|
your design.
|
|
*****************************************************************
|
|
|
|
Start NBR special constraint process at 06:25:11 01/06/24
|
|
|
|
Start NBR section for initial routing at 06:25:11 01/06/24
|
|
Level 1, iteration 1
|
|
0(0.00%) conflict; 593(87.08%) untouched conns; 0 (nbr) score;
|
|
Estimated worst slack/total negative slack<setup>: 7.904ns/0.000ns; real time: 10 secs
|
|
Level 2, iteration 1
|
|
0(0.00%) conflict; 592(86.93%) untouched conns; 0 (nbr) score;
|
|
Estimated worst slack/total negative slack<setup>: 8.083ns/0.000ns; real time: 10 secs
|
|
Level 3, iteration 1
|
|
0(0.00%) conflict; 591(86.78%) untouched conns; 0 (nbr) score;
|
|
Estimated worst slack/total negative slack<setup>: 7.994ns/0.000ns; real time: 10 secs
|
|
Level 4, iteration 1
|
|
13(0.11%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
|
|
Estimated worst slack/total negative slack<setup>: 7.278ns/0.000ns; real time: 10 secs
|
|
|
|
Info: Initial congestion level at 75% usage is 0
|
|
Info: Initial congestion area at 75% usage is 0 (0.00%)
|
|
|
|
Start NBR section for normal routing at 06:25:11 01/06/24
|
|
Level 4, iteration 1
|
|
7(0.06%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
|
|
Estimated worst slack/total negative slack<setup>: 6.770ns/0.000ns; real time: 10 secs
|
|
Level 4, iteration 2
|
|
4(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
|
|
Estimated worst slack/total negative slack<setup>: 6.770ns/0.000ns; real time: 10 secs
|
|
Level 4, iteration 3
|
|
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score;
|
|
Estimated worst slack/total negative slack<setup>: 6.770ns/0.000ns; real time: 10 secs
|
|
|
|
Start NBR section for setup/hold timing optimization with effort level 3 at 06:25:11 01/06/24
|
|
|
|
Start NBR section for re-routing at 06:25:11 01/06/24
|
|
Level 4, iteration 1
|
|
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score;
|
|
Estimated worst slack/total negative slack<setup>: 6.770ns/0.000ns; real time: 10 secs
|
|
|
|
Start NBR section for post-routing at 06:25:11 01/06/24
|
|
|
|
End NBR router with 0 unrouted connection
|
|
|
|
NBR Summary
|
|
-----------
|
|
Number of unrouted connections : 0 (0.00%)
|
|
Number of connections with timing violations : 0 (0.00%)
|
|
Estimated worst slack<setup> : 6.770ns
|
|
Timing score<setup> : 0
|
|
-----------
|
|
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.
|
|
|
|
|
|
|
|
WARNING - par: The following clock signals will be routed by using generic routing resource and may suffer from excessive delay and/or skew.
|
|
Signal=nCCAS_c loads=8 clock_loads=4
|
|
|
|
Total CPU time 10 secs
|
|
Total REAL time: 11 secs
|
|
Completely routed.
|
|
End of route. 681 routed (100.00%); 0 unrouted.
|
|
|
|
Hold time timing score: 0, hold timing errors: 0
|
|
|
|
Timing score: 0
|
|
|
|
Dumping design to file RAM2GS_LCMXO256C_impl1.dir/5_1.ncd.
|
|
|
|
|
|
All signals are completely routed.
|
|
|
|
|
|
PAR_SUMMARY::Run status = Completed
|
|
PAR_SUMMARY::Number of unrouted conns = 0
|
|
PAR_SUMMARY::Worst slack<setup/<ns>> = 6.770
|
|
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
|
|
PAR_SUMMARY::Worst slack<hold /<ns>> = 0.273
|
|
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
|
|
PAR_SUMMARY::Number of errors = 0
|
|
|
|
Total CPU time to completion: 10 secs
|
|
Total REAL time to completion: 11 secs
|
|
|
|
par done!
|
|
|
|
Note: user must run 'Trace' for timing closure signoff.
|
|
|
|
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
|
|
Copyright (c) 1995 AT&T Corp. All rights reserved.
|
|
Copyright (c) 1995-2001 Lucent Technologies Inc. All rights reserved.
|
|
Copyright (c) 2001 Agere Systems All rights reserved.
|
|
Copyright (c) 2002-2020 Lattice Semiconductor Corporation, All rights reserved.
|
|
|
|
|
|
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
<BR>
|
|
</PRE></FONT>
|
|
</BODY>
|
|
</HTML>
|