A2osX/DRV/UTHERNET2.DRV.S.txt

545 lines
9.7 KiB
Plaintext
Raw Normal View History

2017-12-22 21:24:30 +00:00
NEW
PREFIX /A2OSX.BUILD
2017-12-22 21:24:30 +00:00
AUTO 4,1
.LIST OFF
.OP 65C02
.OR $2000
2018-07-23 15:28:42 +00:00
.TF DRV/UTHERNET2.DRV
*--------------------------------------
2018-07-23 15:28:42 +00:00
.INB INC/MACROS.I
.INB INC/A2OSX.I
.INB INC/MLI.ERR.I
.INB INC/NIC.I
.INB INC/NIC.W5100.I
2018-08-25 11:23:59 +00:00
.INB INC/ETH.I
*--------------------------------------
2018-08-25 11:23:59 +00:00
ZPArgPtr .EQ ZPDRV
*--------------------------------------
* File Header (16 Bytes)
*--------------------------------------
CS.START cld
jmp Dev.Detect cld,jmp abs=DRV
.DA #$61 6502,Level 1 (65c02)
.DA #1 DRV Layout Version 1
.DA 0
.DA CS.END-CS.START Code Length
2018-08-25 11:23:59 +00:00
.DA 0
.DA 0
.DA 0
*--------------------------------------
* Relocation Table
*--------------------------------------
L.MSG.DETECT .DA MSG.DETECT
2016-01-04 07:29:32 +00:00
L.MSG.DETECT.OK .DA MSG.DETECT.OK
L.MSG.DETECT.KO .DA MSG.DETECT.KO
2018-08-25 11:23:59 +00:00
L.DRV.CS.START .DA DRV.CS.START
L.FD.DEV .DA FD.DEV
L.FD.DEV.NAME .DA FD.DEV.NAME
L.SSCANF.MAC .DA SSCANF.MAC
L.MAC0 .DA DCB+S.DCB.NIC.MAC
L.MAC1 .DA DCB+S.DCB.NIC.MAC+1
L.MAC2 .DA DCB+S.DCB.NIC.MAC+2
L.MAC3 .DA DCB+S.DCB.NIC.MAC+3
L.MAC4 .DA DCB+S.DCB.NIC.MAC+4
L.MAC5 .DA DCB+S.DCB.NIC.MAC+5
.DA 0 End Of Reloc Table
*--------------------------------------
2018-08-25 11:23:59 +00:00
Dev.Detect >STYA ARGS
>LDYA L.MSG.DETECT
2018-08-25 11:23:59 +00:00
>SYSCALL puts
ldx #$70+$88
ldy #7
.1 lda A2osX.S,y IO based detection, avoid scanning in Disk Controller IO!!!!
bne .2
lda #W5100.MR.RST
2016-03-13 22:07:01 +00:00
sta W5100.MR,x
2016-01-06 17:02:39 +00:00
lda #0
.10 dec give some time....
bne .10
2016-01-06 17:02:39 +00:00
lda #W5100.MR.AI+W5100.MR.IND
2016-03-13 22:07:01 +00:00
sta W5100.MR,x
pha
pla
2016-03-13 22:07:01 +00:00
lda W5100.MR,x
2016-01-06 17:02:39 +00:00
cmp #W5100.MR.AI+W5100.MR.IND
2016-01-10 22:16:07 +00:00
bne .2
>AR.SELECT RTR
2016-01-10 22:16:07 +00:00
2016-03-13 22:07:01 +00:00
lda W5100.DR,x Get RTR HI
2016-01-10 22:16:07 +00:00
cmp /2000
bne .2
2016-03-13 22:07:01 +00:00
lda W5100.DR,x Get RTR LO
2016-01-10 22:16:07 +00:00
cmp #2000
beq .3
2018-08-25 11:23:59 +00:00
.2 dec FD.DEV.NAME+3
txa
sec
sbc #$10
tax
dey
bne .1
2016-01-10 22:16:07 +00:00
>LDYA L.MSG.DETECT.KO
2018-08-25 11:23:59 +00:00
>SYSCALL puts
2016-01-10 22:16:07 +00:00
lda #MLI.E.NODEV
sec
rts
.3 stx DEVSLOTx0
lda #A2osX.S.NIC
sta A2osX.S,y
2016-01-10 22:16:07 +00:00
2018-08-25 11:23:59 +00:00
jsr Dev.ParseArgs
bcs .9
.8 >PUSHW L.FD.DEV.NAME
>PUSHBI 2
>LDYA L.MSG.DETECT.OK
>SYSCALL printf
2018-08-25 11:23:59 +00:00
>PUSHWI DRV.END
>PUSHWI DRV.CS.END
>PUSHWI DRV.CS.START
>LDYA L.DRV.CS.START
>SYSCALL InsDrv
bcs .9
>STYA FD.DEV+S.FD.DEV.DRVPTR
>LDYA L.FD.DEV
>SYSCALL MKDEV
.9 rts
*--------------------------------------
Dev.ParseArgs >LDYA ARGS
>STYA ZPArgPTR
lda (ZPArgPTR)
bne .1
2016-04-01 15:57:51 +00:00
lda A2osX.RANDOM16
eor A2osX.TIMER16
2018-08-25 11:23:59 +00:00
sta DCB+S.DCB.NIC.MAC+3
2016-04-01 15:57:51 +00:00
eor A2osX.RANDOM16+1
2018-08-25 11:23:59 +00:00
sta DCB+S.DCB.NIC.MAC+4
2016-04-01 15:57:51 +00:00
eor A2osX.TIMER16+1
2018-08-25 11:23:59 +00:00
sta DCB+S.DCB.NIC.MAC+5
clc
rts
2016-04-01 15:57:51 +00:00
2018-08-25 11:23:59 +00:00
.1 >PUSHW L.MAC5
>PUSHW L.MAC4
>PUSHW L.MAC3
>PUSHW L.MAC2
>PUSHW L.MAC1
>PUSHW L.MAC0
>PUSHBI 12 6 x byte PTRs
>PUSHW L.SSCANF.MAC
>LDYA ZPArgPtr
>SYSCALL sscanf
2016-04-01 15:57:51 +00:00
bcc .8
2018-08-25 11:23:59 +00:00
lda #K.E.SYN
sec
2018-08-25 11:23:59 +00:00
.8 rts
*--------------------------------------
CS.END
2018-08-25 11:23:59 +00:00
ARGS .BS 2
MSG.DETECT .AZ "UtherNet2/W5100 Driver."
MSG.DETECT.OK .AZ "UtherNet2/W5100 Installed As Device : %s\r\n"
MSG.DETECT.KO .AZ "Hardware Not Found."
SSCANF.MAC .AZ "%h:%h:%h:%h:%h:%h"
*--------------------------------------
2018-08-25 11:23:59 +00:00
FD.DEV .DA #S.FD.T.CDEV
.DA #0 HANDLER
.DA #0 BUSID
.DA #0 DEVID
.DA 0 BUSPTR
.BS 2 DRVPTR
FD.DEV.NAME .AZ "ETH7" NAME
.HS 000000
*--------------------------------------
* Driver Code
*--------------------------------------
2018-08-25 11:23:59 +00:00
ZPIOCTL .EQ ZPDRV
ZPBufPtr .EQ ZPDRV+2
Counter .EQ ZPDRV+4
Offset .EQ ZPDRV+6
RXTX.Size .EQ ZPDRV+8
*--------------------------------------
DRV.CS.START cld
jmp (.1,x)
.1 .DA STATUS
.DA A2osX.BADCALL
.DA A2osX.BADCALL
.DA A2osX.BADCALL
2018-08-25 11:23:59 +00:00
.DA CONTROL
.DA A2osX.BADCALL
.DA OPEN
.DA CLOSE
2018-08-25 11:23:59 +00:00
.DA READ
.DA WRITE
.DA A2osX.BADCALL IRQ
.DA 0 end or relocation
*--------------------------------------
2018-08-25 11:23:59 +00:00
STATUS >STYA ZPIOCTL
ldy #S.IOCTL.STATCODE
lda (ZPIOCTL),y
beq .1
cmp #S.IOCTL.STATCODE.GETDIB
bne STATUS.DCB
ldx #S.DIB-1
.HS 2C bit abs
.1 ldx #3
ldy #S.IOCTL.BUFPTR
lda (ZPIOCTL),y
sta .3+1
iny
lda (ZPIOCTL),y
sta .3+2
.2 lda DIB,x
.3 sta $ffff,x SELF MODIFIED
dex
bpl .2
clc
rts
STATUS.DCB cmp #S.IOCTL.STATCODE.GETDCB
bne STATUS.9
.1 ldy #S.IOCTL.BUFPTR
lda (ZPIOCTL),y
sta .3+1
iny
lda (ZPIOCTL),y
sta .3+2
ldx #S.DCB.NIC-1
.2 lda DCB,x
.3 sta $ffff,x SELF MODIFIED
dex
bpl .2
clc
rts
STATUS.9 lda #MLI.E.BADCTL
sec
rts
*--------------------------------------
CONTROL >STYA ZPIOCTL
ldy #S.IOCTL.CTRLCODE
lda (ZPIOCTL),y
cmp #S.IOCTL.CTRLCODE.SETDCB
bne STATUS.9
.1 ldy #S.IOCTL.BUFPTR
lda (ZPIOCTL),y
sta .2+1
iny
lda (ZPIOCTL),y
sta .2+2
ldx #S.DCB.NIC-1
.2 lda $ffff,x SELF MODIFIED
sta DCB,x
dex
bpl .2
clc
rts
*--------------------------------------
2018-08-25 11:23:59 +00:00
OPEN jsr CLOSE
* ldx DEVSLOTx0 Done by CLOSE
lda #W5100.MR.AI+W5100.MR.IND
sta W5100.MR,x
>AR.SELECT SHAR
ldy #0
.1 lda DCB+S.DCB.NIC.MAC,y
sta W5100.DR,x
iny
cpy #6
bne .1
>AR.SELECT RMSR
lda #3 8k,0k,0k,0k
sta W5100.DR,x ...for Socket RX Buffers
sta W5100.DR,x ...for Socket TX Buffers
>AR.SELECT S0.MR
lda #W5100.AR.S0.MR.MACRAW+W5100.AR.S0.MR.MF
sta W5100.DR,x
>AR.SELECT S0.CR
lda #W5100.AR.S0.CR.OPEN
sta W5100.DR,x
clc
rts
*--------------------------------------
CLOSE ldx DEVSLOTx0
lda #W5100.MR.RST
sta W5100.MR,x
lda $C019 we can use VBL as we are not on //c
.1 eor $C019
bpl .1
lda $C019
.2 eor $C019
bpl .2
clc
rts
*--------------------------------------
READ php
sei
>STYA ZPIOCTL
ldx DEVSLOTx0
2016-04-04 20:48:20 +00:00
2016-01-10 22:16:07 +00:00
>AR.SELECT S0.RX.RSR
lda W5100.DR,x get the received size HI
ora W5100.DR,x LO
2018-08-25 11:23:59 +00:00
bne .1
2018-07-23 06:28:47 +00:00
lda #MLI.E.EOF
2018-08-25 11:23:59 +00:00
.9 plp
sec
rts
2018-08-25 11:23:59 +00:00
.1 >AR.SELECT S0.RX.RD
lda W5100.DR,x get the received ptr HI
sta offset+1
ldy W5100.DR,x get the received ptr LO
sty offset
2016-01-10 22:16:07 +00:00
and /RXTX.MASK
2016-04-01 15:57:51 +00:00
ora /RX.BASE
2016-03-13 22:07:01 +00:00
sta W5100.AR,x
2016-01-10 22:16:07 +00:00
tya
2016-03-13 22:07:01 +00:00
sta W5100.AR+1,x
2016-04-01 15:57:51 +00:00
lda W5100.DR,x get RX.Size HI
sta RXTX.Size+1
2016-01-10 22:16:07 +00:00
ldy W5100.DR,x get RX.Size LO
sty RXTX.Size
2018-07-20 11:51:08 +00:00
>SYSCALL getmem
2018-08-25 11:23:59 +00:00
bcs .9
>STYA ZPBufPtr
stx .8+1
2016-04-07 06:13:41 +00:00
2018-08-25 11:23:59 +00:00
phy
ldy #S.IOCTL.BUFPTR+1
sta (ZPIOCTL),y
dey
pla
sta (ZPIOCTL),y
ldy #S.IOCTL.BYTECNT
2016-04-04 20:48:20 +00:00
lda RXTX.Size
sec
sbc #2 Header Size
2018-08-25 11:23:59 +00:00
sta (ZPIOCTL),y
2016-04-07 06:13:41 +00:00
eor #$ff
sta Counter
2016-03-13 22:07:01 +00:00
2018-08-25 11:23:59 +00:00
iny
2016-04-04 20:48:20 +00:00
lda RXTX.Size+1
sbc #0
2018-08-25 11:23:59 +00:00
sta (ZPIOCTL),y
2016-04-07 06:13:41 +00:00
eor #$ff
2016-04-01 15:57:51 +00:00
sta Counter+1
2016-01-10 22:16:07 +00:00
ldx DEVSLOTx0
2016-04-01 15:57:51 +00:00
2018-08-25 11:23:59 +00:00
ldy #0
2016-04-07 06:13:41 +00:00
.2 inc Counter
2016-04-01 15:57:51 +00:00
bne .3
2016-04-07 06:13:41 +00:00
inc Counter+1
beq .4
2016-04-01 15:57:51 +00:00
2016-04-07 06:13:41 +00:00
.3 lda W5100.DR,x
2018-08-25 11:23:59 +00:00
sta (ZPBufPtr),y
2016-04-07 06:13:41 +00:00
iny
2016-04-01 15:57:51 +00:00
bne .2
2018-08-25 11:23:59 +00:00
inc ZPBufPtr+1
2016-04-04 20:48:20 +00:00
bne .2
.4 >AR.SELECT S0.RX.RD
lda Offset
2016-01-10 22:16:07 +00:00
clc
adc RXTX.Size
2016-04-01 15:57:51 +00:00
pha save LO
lda Offset+1
adc RXTX.Size+1
2016-04-01 15:57:51 +00:00
sta W5100.DR,x write HI
pla
sta W5100.DR,x write LO
2016-01-10 22:16:07 +00:00
>AR.SELECT S0.CR
lda #W5100.AR.S0.CR.RCVD
2016-03-13 22:07:01 +00:00
sta W5100.DR,x
2018-08-25 11:23:59 +00:00
.8 ldx #$ff SELF MODIFIED hMem
plp
clc
2018-08-25 11:23:59 +00:00
rts
*--------------------------------------
2018-08-25 11:23:59 +00:00
WRITE php
sei
2016-03-13 22:07:01 +00:00
2018-08-25 11:23:59 +00:00
>STYA ZPIOCTL
ldx DEVSLOTx0
ldy #S.IOCTL.BYTECNT
lda (ZPIOCTL),y
2016-03-13 22:07:01 +00:00
sta RXTX.Size
2016-04-07 06:13:41 +00:00
eor #$ff
sta Counter
2018-08-25 11:23:59 +00:00
iny
lda (ZPIOCTL),y
2016-04-01 15:57:51 +00:00
sta RXTX.Size+1
2016-04-07 06:13:41 +00:00
eor #$ff
sta Counter+1
2016-03-13 22:07:01 +00:00
>AR.SELECT S0.TX.FSR
2016-04-01 15:57:51 +00:00
2016-03-13 22:07:01 +00:00
lda W5100.DR,x get send size HI
2016-04-01 15:57:51 +00:00
ldy W5100.DR,x LO
cpy RXTX.Size
2016-03-13 22:07:01 +00:00
sbc RXTX.Size+1
2018-08-25 11:23:59 +00:00
bcs WRITE.1
2016-03-13 22:07:01 +00:00
2018-07-23 06:28:47 +00:00
lda #MLI.E.EOF
2018-08-25 11:23:59 +00:00
plp
sec
rts
2018-08-25 11:23:59 +00:00
WRITE.1 ldy #S.IOCTL.BUFPTR
lda (ZPIOCTL),y
sta ZPBufPtr
iny
lda (ZPIOCTL),y
sta ZPBufPtr+1
ldy #S.ETH.SRCMAC+5
2016-04-18 20:15:34 +00:00
ldx #5
2018-08-25 11:23:59 +00:00
.1 lda DCB+S.DCB.NIC.MAC,x
sta (ZPBufPtr),y
2016-04-18 20:15:34 +00:00
dey
dex
bpl .1
ldx DEVSLOTx0
2016-04-18 20:15:34 +00:00
>AR.SELECT S0.TX.WR
2016-04-01 15:57:51 +00:00
lda W5100.DR,x Get HI
ldy W5100.DR,x Get LO
and /RXTX.MASK
ora /TX.BASE
sta W5100.AR,x Write HI
2016-04-04 20:48:20 +00:00
sta Offset+1
2016-04-01 15:57:51 +00:00
tya
sta W5100.AR+1,x Write LO
2016-04-04 20:48:20 +00:00
sta Offset
2016-04-01 15:57:51 +00:00
2018-08-25 11:23:59 +00:00
ldy #0
2016-03-13 22:07:01 +00:00
2016-04-07 06:13:41 +00:00
.2 inc Counter
2016-04-01 15:57:51 +00:00
bne .3
inc Counter+1
beq .8
2016-04-07 06:13:41 +00:00
2018-08-25 11:23:59 +00:00
.3 lda (ZPBufPtr),y
2016-04-07 06:13:41 +00:00
sta W5100.DR,x
iny
bne .2
2018-08-25 11:23:59 +00:00
inc ZPBufPtr+1
2016-04-01 15:57:51 +00:00
bne .2
.8 >AR.SELECT S0.TX.WR
2016-04-04 20:48:20 +00:00
lda Offset
clc
2016-04-01 15:57:51 +00:00
adc RXTX.Size
pha save LO
2016-04-04 20:48:20 +00:00
lda Offset+1
2016-04-01 15:57:51 +00:00
adc RXTX.Size+1
sta W5100.DR,x write HI
pla
sta W5100.DR,x write LO
2016-03-13 22:07:01 +00:00
2016-04-07 06:13:41 +00:00
>AR.SELECT S0.CR
lda #W5100.AR.S0.CR.SEND
2016-03-13 22:07:01 +00:00
sta W5100.DR,x
2018-08-25 11:23:59 +00:00
plp
clc
rts
2016-03-31 13:42:01 +00:00
*--------------------------------------
DRV.CS.END
DEVSLOTx0 .BS 1
2016-03-31 13:42:01 +00:00
*--------------------------------------
2018-08-25 11:23:59 +00:00
DIB .DA #0
.DA #0,#0,#0 size
>PSTR "UtherNetII/W5100"
2018-08-25 11:23:59 +00:00
.DA #S.DIB.T.NIC
.BS 1 Subtype
2018-08-25 11:23:59 +00:00
.DA K.VER Version
*--------------------------------------
DCB .DA #S.DCB.T.NIC
.DA #0 FLAGS
.DA #S.DCB.NIC.LINK.OK+S.DCB.NIC.LINK.FD
.DA #S.DCB.NIC.SPEED.100
.HS 0008DC123456 MAC
.BS 12 IP/MASK/GW
*--------------------------------------
2018-08-25 11:23:59 +00:00
DRV.END
MAN
SAVE /A2OSX.SRC/DRV/UTHERNET2.DRV.S
ASM