mirror of
https://github.com/markdavidlong/AppleSAWS.git
synced 2024-10-08 08:55:45 +00:00
920 lines
48 KiB
C++
920 lines
48 KiB
C++
#include "disassembler.h"
|
|
#include <QByteArray>
|
|
#include <QDebug>
|
|
#include <math.h>
|
|
|
|
|
|
Disassembler::Disassembler(QByteArray memimage)
|
|
{
|
|
m_memimage = memimage, makeOpcodeTable();
|
|
m_memusagemap.clearData();
|
|
}
|
|
|
|
QList<DisassembledItem> Disassembler::disassemble(quint16 from, quint16 to,bool processRecursively) {
|
|
QList<DisassembledItem> retval;
|
|
qDebug() << "Disassemble: From"<<uint16ToHex(from)<<"to"<<uint16ToHex(to);
|
|
//#define OLDDISSEM
|
|
#ifdef OLDDISSEM
|
|
for (int idx = from; idx <= to; )
|
|
{
|
|
|
|
DisassembledItem item;
|
|
disassembleOp(quint16(idx),item);
|
|
retval.append(item);
|
|
idx = item.nextContiguousAddress();
|
|
if (idx > 0xffff || (idx < from)) {
|
|
qDebug() << "Breaking.";
|
|
break;
|
|
}
|
|
}
|
|
#else
|
|
MemoryUsageMap memuse;
|
|
|
|
bool stopping = false;
|
|
quint16 next = from;
|
|
|
|
while (!stopping)
|
|
{
|
|
// quint8 opcode = m_memimage[next];
|
|
// qDebug() << "Opcode: " << uint8ToHex(opcode);
|
|
DisassembledItem item;
|
|
bool ok = false;
|
|
|
|
if (next >= from && next <= to) //TODO: Remove this to not limit disassembly to program range
|
|
ok = disassembleOp(next,item,&memuse);
|
|
|
|
if (ok)
|
|
{
|
|
retval.append(item);
|
|
|
|
quint16 flow = item.nextFlowAddress();
|
|
qDebug() << uint16ToHex(next) << uint16ToHex(flow);
|
|
if (item.isBranch())
|
|
{
|
|
qDebug() << "Is Branch";
|
|
if (!m_jumps.contains(item.targetAddress()))
|
|
{
|
|
m_jumps.append(item.targetAddress());
|
|
}
|
|
}
|
|
|
|
if (item.isJsr() && !item.canNotFollow())
|
|
{
|
|
if (item.targetAddress() <= to) //TODO: Remove this to not limit disassembly to program range
|
|
if (!m_jumps.contains(item.targetAddress()))
|
|
{
|
|
m_jumps.append(item.targetAddress());
|
|
}
|
|
}
|
|
|
|
if (next <= to) //TODO: Remove this to not limit disassembly to program range
|
|
{
|
|
next = flow;
|
|
stopping = item.stopsProcessing();
|
|
}
|
|
else stopping = true;
|
|
}
|
|
else
|
|
{
|
|
stopping = true; // already processed this address
|
|
}
|
|
|
|
// if (found.contains(next)) stopping = true;
|
|
if (next >= to) stopping = true;
|
|
// if (stopping) {
|
|
// qDebug() << "Stopping. Stops processing: "
|
|
// << item.stopsProcessing()
|
|
// << ", next>=to: " << (next >= to)
|
|
// << ", alreadyFound: " << ((!ok)?"true":"false");
|
|
// }
|
|
}
|
|
|
|
m_memusagemap.merge(memuse);
|
|
|
|
if (processRecursively)
|
|
while (m_jumps.size())
|
|
{
|
|
quint16 num = m_jumps.takeFirst();
|
|
if (!m_memusagemap[num].testFlag(Operation))
|
|
{
|
|
if (num >= from && num <= to) // TODO: remove this to not limit disassembly to program range
|
|
{
|
|
qDebug() << "Calling recursively to"<<uint16ToHex(num);
|
|
retval.append(disassemble(num,to,false));
|
|
qDebug() << "Return from recursive call.";
|
|
}
|
|
}
|
|
}
|
|
|
|
#endif
|
|
qSort(retval);
|
|
|
|
// QStringList hexdump;
|
|
// foreach (quint16 adr,m_memusagemap.addressesWhichContain(Operation))
|
|
// {
|
|
// hexdump.append(uint16ToHex(adr));
|
|
// }
|
|
// qDebug() << "Operations:" << hexdump;
|
|
|
|
// hexdump.clear();
|
|
// foreach (quint16 adr,m_memusagemap.addressesWhichContain(OperationArg))
|
|
// {
|
|
// hexdump.append(uint16ToHex(adr));
|
|
// }
|
|
// qDebug() << "Operations Args:" << hexdump;
|
|
|
|
|
|
return retval;
|
|
}
|
|
|
|
bool Disassembler::disassembleOp(quint16 address, DisassembledItem &retval, MemoryUsageMap *memuse)
|
|
{
|
|
|
|
if (memuse)
|
|
{
|
|
if ((*memuse)[address].testFlag(Operation)) return false;
|
|
}
|
|
|
|
quint8 opcode = m_memimage[address];
|
|
AssyInstruction op = m_opcodeinfo[opcode];
|
|
retval.setInstruction(op);
|
|
|
|
if (opcode == 0x6C || opcode == 0x7c) // Indirect jumps
|
|
retval.setCanNotFollow(true);
|
|
|
|
QString disassemblyLine;
|
|
QString hexValueString;
|
|
QByteArray hexValues;
|
|
hexValues.append(opcode);
|
|
|
|
// Prepare Op Code arguments
|
|
|
|
for (int idx = 1; idx < op.numArgs()+1; idx++) {
|
|
quint8 val = m_memimage[address+idx];
|
|
hexValues.append(val);
|
|
}
|
|
if (memuse)
|
|
{
|
|
(*memuse)[address].setFlag(Operation);
|
|
for (int idx = 1; idx < op.numArgs()+1; idx++)
|
|
{
|
|
(*memuse)[address+idx].setFlag(OperationArg);
|
|
}
|
|
}
|
|
|
|
quint16 argval = 0;
|
|
if (op.numArgs() == 1)
|
|
argval = (quint8) hexValues[1];
|
|
else if (op.numArgs() == 2)
|
|
argval = (quint8) hexValues[1] + ((quint8) hexValues[2] * 256);
|
|
|
|
for (int idx = 0; idx < hexValues.length(); idx++) {
|
|
hexValueString.append(QString("%1 ").arg((quint8) hexValues[idx],2,16,QChar('0')));
|
|
}
|
|
|
|
retval.setNextContiguousAddress(address+1+op.numArgs());
|
|
retval.setNextFlowAddress(address+1+op.numArgs());
|
|
|
|
// Disassemble instruction
|
|
switch (op.addressMode()) {
|
|
case AM_InvalidOp: {
|
|
disassemblyLine = op.mnemonic();
|
|
retval.setIsInvalidOp(true);
|
|
break;
|
|
}
|
|
case AM_Absolute:{
|
|
disassemblyLine = QString("%1 _ARG16_").arg(op.mnemonic());
|
|
retval.setRawArgument(argval);
|
|
break;
|
|
}
|
|
case AM_AbsoluteIndexedIndirect:{
|
|
disassemblyLine = QString("%1 (_ARG16_,x)").arg(op.mnemonic());
|
|
retval.setRawArgument(argval);
|
|
break;
|
|
}
|
|
case AM_AbsoluteIndexedWithX:{
|
|
disassemblyLine = QString("%1 _ARG16_,x").arg(op.mnemonic());
|
|
retval.setRawArgument(argval);
|
|
break;
|
|
}
|
|
case AM_AbsoluteIndexedWithY:{
|
|
disassemblyLine = QString("%1 _ARG16_,y").arg(op.mnemonic());
|
|
retval.setRawArgument(argval);
|
|
break;
|
|
}
|
|
case AM_AbsoluteIndirect:{
|
|
disassemblyLine = QString("%1 (_ARG16_)").arg(op.mnemonic());
|
|
retval.setRawArgument(argval);
|
|
break;
|
|
}
|
|
case AM_Immediate:{
|
|
disassemblyLine = QString("%1 #%2").arg(op.mnemonic()).arg((quint8) hexValues[1],2,16,QChar('0')).toUpper();
|
|
retval.setRawArgument(argval);
|
|
break;
|
|
}
|
|
case AM_Implied:{
|
|
disassemblyLine = op.mnemonic();
|
|
break;
|
|
}
|
|
case AM_Accumulator:{
|
|
disassemblyLine = op.mnemonic();
|
|
break;
|
|
}
|
|
case AM_ProgramCounterRelative:{
|
|
qint8 offset = (qint8) hexValues[1];
|
|
quint16 offsetAddress = address+2+offset;
|
|
|
|
retval.setTargetAddress(offsetAddress);
|
|
|
|
disassemblyLine = QString("%1 _ARG16_ {%2%3}").arg(op.mnemonic())
|
|
.arg((offset<0)?"-":"+")
|
|
.arg(abs(offset));
|
|
retval.setRawArgument(offsetAddress);
|
|
break;
|
|
}
|
|
case AM_ZeroPage:{
|
|
disassemblyLine = QString("%1 _ARG8_").arg(op.mnemonic());
|
|
retval.setRawArgument(argval);
|
|
break;
|
|
}
|
|
case AM_ZeroPageIndirectIndexedWithY:{
|
|
disassemblyLine = QString("%1 (_ARG8_),Y").arg(op.mnemonic());
|
|
retval.setRawArgument(argval);
|
|
break;
|
|
}
|
|
case AM_ZeroPageIndexedIndirect:{
|
|
disassemblyLine = QString("%1 (_ARG8_,x)").arg(op.mnemonic());
|
|
retval.setRawArgument(argval);
|
|
break;
|
|
}
|
|
case AM_ZeroPageIndexedWithX:{
|
|
disassemblyLine = QString("%1 _ARG8_,x").arg(op.mnemonic());
|
|
retval.setRawArgument(argval);
|
|
break;
|
|
}
|
|
case AM_ZeroPageIndexedWithY:{
|
|
disassemblyLine = QString("%1 _ARG8_,y").arg(op.mnemonic());
|
|
retval.setRawArgument(argval);
|
|
break;
|
|
}
|
|
case AM_ZeroPageIndirect:{
|
|
disassemblyLine = QString("%1 (_ARG8_)").arg(op.mnemonic());
|
|
retval.setRawArgument(argval);
|
|
break;
|
|
}
|
|
default:{
|
|
disassemblyLine = op.mnemonic();
|
|
retval.setIsInvalidOp(true);
|
|
qDebug() << "Unhandled Address Mode: " << op.addressMode();
|
|
break;
|
|
}
|
|
}
|
|
|
|
if (opcode == 0x20 || opcode == 0x4c) {
|
|
retval.setTargetAddress(hexValues[2]*256 + hexValues[1]);
|
|
}
|
|
|
|
if (opcode == 0x4c)
|
|
{
|
|
qDebug() << "JMP: Setting next flow address to"<<uint16ToHex(hexValues[2]*256 + hexValues[1]);
|
|
retval.setNextFlowAddress(hexValues[2]*256 + hexValues[1]);
|
|
}
|
|
|
|
|
|
retval.setAddress(address);
|
|
retval.setDisassembledString(disassemblyLine.toUpper());
|
|
retval.setHexString(hexValueString.trimmed().toUpper().leftJustified(12,' '));
|
|
retval.setHexValues(hexValues);
|
|
|
|
return true;
|
|
}
|
|
|
|
void Disassembler::makeOpcodeTable()
|
|
{
|
|
m_opcodeinfo[0x00] = AssyInstruction(0x00, "BRK", AM_Implied);
|
|
m_opcodeinfo[0x10] = AssyInstruction(0x10, "BPL", AM_ProgramCounterRelative);
|
|
m_opcodeinfo[0x20] = AssyInstruction(0x20, "JSR", AM_Absolute);
|
|
m_opcodeinfo[0x30] = AssyInstruction(0x30, "BMI", AM_ProgramCounterRelative);
|
|
m_opcodeinfo[0x40] = AssyInstruction(0x40, "RTI", AM_Implied);
|
|
m_opcodeinfo[0x50] = AssyInstruction(0x50, "BVC", AM_ProgramCounterRelative);
|
|
m_opcodeinfo[0x60] = AssyInstruction(0x60, "RTS", AM_Implied);
|
|
m_opcodeinfo[0x70] = AssyInstruction(0x70, "BVS", AM_ProgramCounterRelative);
|
|
m_opcodeinfo[0x80] = AssyInstruction(0x80, "BRA", AM_ProgramCounterRelative); //65C02
|
|
m_opcodeinfo[0x90] = AssyInstruction(0x90, "BCC", AM_ProgramCounterRelative);
|
|
m_opcodeinfo[0xa0] = AssyInstruction(0xa0, "LDY", AM_Immediate);
|
|
m_opcodeinfo[0xb0] = AssyInstruction(0xb0, "BCS", AM_ProgramCounterRelative);
|
|
m_opcodeinfo[0xc0] = AssyInstruction(0xc0, "CPY", AM_Immediate);
|
|
m_opcodeinfo[0xd0] = AssyInstruction(0xd0, "BNE", AM_ProgramCounterRelative);
|
|
m_opcodeinfo[0xe0] = AssyInstruction(0xe0, "CPX", AM_Immediate);
|
|
m_opcodeinfo[0xf0] = AssyInstruction(0xf0, "BEQ", AM_ProgramCounterRelative);
|
|
|
|
m_opcodeinfo[0x01] = AssyInstruction(0x01, "ORA", AM_ZeroPageIndexedIndirect);
|
|
m_opcodeinfo[0x11] = AssyInstruction(0x11, "ORA", AM_ZeroPageIndirectIndexedWithY);
|
|
m_opcodeinfo[0x21] = AssyInstruction(0x21, "AND", AM_ZeroPageIndexedIndirect);
|
|
m_opcodeinfo[0x31] = AssyInstruction(0x31, "AND", AM_ZeroPageIndirectIndexedWithY);
|
|
m_opcodeinfo[0x41] = AssyInstruction(0x41, "EOR", AM_ZeroPageIndexedIndirect);
|
|
m_opcodeinfo[0x51] = AssyInstruction(0x51, "EOR", AM_ZeroPageIndirectIndexedWithY);
|
|
m_opcodeinfo[0x61] = AssyInstruction(0x61, "ADC", AM_ZeroPageIndexedIndirect);
|
|
m_opcodeinfo[0x71] = AssyInstruction(0x71, "ADC", AM_ZeroPageIndirectIndexedWithY);
|
|
m_opcodeinfo[0x81] = AssyInstruction(0x81, "STA", AM_ZeroPageIndexedIndirect);
|
|
m_opcodeinfo[0x91] = AssyInstruction(0x91, "STA", AM_ZeroPageIndirectIndexedWithY);
|
|
m_opcodeinfo[0xa1] = AssyInstruction(0xa1, "LDA", AM_ZeroPageIndexedIndirect);
|
|
m_opcodeinfo[0xb1] = AssyInstruction(0xb1, "LDA", AM_ZeroPageIndirectIndexedWithY);
|
|
m_opcodeinfo[0xc1] = AssyInstruction(0xc1, "CMP", AM_ZeroPageIndexedIndirect);
|
|
m_opcodeinfo[0xd1] = AssyInstruction(0xd1, "CMP", AM_ZeroPageIndirectIndexedWithY);
|
|
m_opcodeinfo[0xe1] = AssyInstruction(0xe1, "SBC", AM_ZeroPageIndexedIndirect);
|
|
m_opcodeinfo[0xf1] = AssyInstruction(0xff, "SBC", AM_ZeroPageIndirectIndexedWithY);
|
|
|
|
m_opcodeinfo[0x02] = AssyInstruction(0x02, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x12] = AssyInstruction(0x12, "ORA", AM_ZeroPageIndirect);
|
|
m_opcodeinfo[0x22] = AssyInstruction(0x22, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x32] = AssyInstruction(0x32, "AND", AM_ZeroPageIndirect);
|
|
m_opcodeinfo[0x42] = AssyInstruction(0x42, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x52] = AssyInstruction(0x52, "EOR", AM_ZeroPageIndirect);
|
|
m_opcodeinfo[0x62] = AssyInstruction(0x62, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x72] = AssyInstruction(0x72, "ADC", AM_ZeroPageIndirect);
|
|
m_opcodeinfo[0x82] = AssyInstruction(0x82, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x92] = AssyInstruction(0x92, "STA", AM_ZeroPageIndirect); //65C02
|
|
m_opcodeinfo[0xa2] = AssyInstruction(0xa2, "LDX", AM_Immediate);
|
|
m_opcodeinfo[0xb2] = AssyInstruction(0xb2, "LDA", AM_ZeroPageIndirect); //65C02
|
|
m_opcodeinfo[0xc2] = AssyInstruction(0xc2, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0xd2] = AssyInstruction(0xd2, "CMP", AM_ZeroPageIndirect);
|
|
m_opcodeinfo[0xe2] = AssyInstruction(0xe2, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0xf2] = AssyInstruction(0xf2, "SBC", AM_ZeroPageIndirect);
|
|
|
|
m_opcodeinfo[0x03] = AssyInstruction(0x03, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x13] = AssyInstruction(0x13, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x23] = AssyInstruction(0x23, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x33] = AssyInstruction(0x33, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x43] = AssyInstruction(0x43, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x53] = AssyInstruction(0x53, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x63] = AssyInstruction(0x63, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x73] = AssyInstruction(0x73, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x83] = AssyInstruction(0x83, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x93] = AssyInstruction(0x93, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0xa3] = AssyInstruction(0xa3, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0xb3] = AssyInstruction(0xb3, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0xc3] = AssyInstruction(0xc3, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0xd3] = AssyInstruction(0xd3, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0xe3] = AssyInstruction(0xe3, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0xf3] = AssyInstruction(0xf3, "???", AM_InvalidOp);
|
|
|
|
m_opcodeinfo[0x04] = AssyInstruction(0x04, "TSB", AM_ZeroPage); //65C02
|
|
m_opcodeinfo[0x14] = AssyInstruction(0x14, "TRB", AM_ZeroPage); //65C02
|
|
m_opcodeinfo[0x24] = AssyInstruction(0x24, "BIT", AM_ZeroPage);
|
|
m_opcodeinfo[0x34] = AssyInstruction(0x34, "BIT", AM_ZeroPageIndexedWithX); //65C02
|
|
m_opcodeinfo[0x44] = AssyInstruction(0x44, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x54] = AssyInstruction(0x54, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x64] = AssyInstruction(0x64, "STZ", AM_ZeroPage); //65C02
|
|
m_opcodeinfo[0x74] = AssyInstruction(0x74, "STZ", AM_ZeroPageIndexedWithX); //65C02
|
|
m_opcodeinfo[0x84] = AssyInstruction(0x84, "STY", AM_ZeroPage);
|
|
m_opcodeinfo[0x94] = AssyInstruction(0x94, "STY", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0xa4] = AssyInstruction(0xa4, "LDY", AM_ZeroPage);
|
|
m_opcodeinfo[0xb4] = AssyInstruction(0xb4, "LDY", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0xc4] = AssyInstruction(0xc4, "CPY", AM_ZeroPage);
|
|
m_opcodeinfo[0xd4] = AssyInstruction(0xd4, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0xe4] = AssyInstruction(0xe4, "CPX", AM_ZeroPage);
|
|
m_opcodeinfo[0xf4] = AssyInstruction(0xf4, "???", AM_InvalidOp);
|
|
|
|
m_opcodeinfo[0x05] = AssyInstruction(0x05, "ORA", AM_ZeroPage);
|
|
m_opcodeinfo[0x15] = AssyInstruction(0x15, "ORA", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0x25] = AssyInstruction(0x25, "AND", AM_ZeroPage);
|
|
m_opcodeinfo[0x35] = AssyInstruction(0x35, "AND", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0x45] = AssyInstruction(0x45, "EOR", AM_ZeroPage);
|
|
m_opcodeinfo[0x55] = AssyInstruction(0x55, "EOR", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0x65] = AssyInstruction(0x65, "ADC", AM_ZeroPage);
|
|
m_opcodeinfo[0x75] = AssyInstruction(0x75, "ADC", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0x85] = AssyInstruction(0x85, "STA", AM_ZeroPage);
|
|
m_opcodeinfo[0x95] = AssyInstruction(0x95, "STA", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0xa5] = AssyInstruction(0xa5, "LDA", AM_ZeroPage);
|
|
m_opcodeinfo[0xb5] = AssyInstruction(0xb5, "LDA", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0xc5] = AssyInstruction(0xc5, "CMP", AM_ZeroPage);
|
|
m_opcodeinfo[0xd5] = AssyInstruction(0xd5, "CMP", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0xe5] = AssyInstruction(0xe5, "SEC", AM_ZeroPage);
|
|
m_opcodeinfo[0xf5] = AssyInstruction(0xf5, "SEC", AM_ZeroPageIndexedWithX);
|
|
|
|
m_opcodeinfo[0x06] = AssyInstruction(0x06, "ASL", AM_ZeroPage);
|
|
m_opcodeinfo[0x16] = AssyInstruction(0x16, "ASL", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0x26] = AssyInstruction(0x26, "ROL", AM_ZeroPage);
|
|
m_opcodeinfo[0x36] = AssyInstruction(0x36, "ROL", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0x46] = AssyInstruction(0x46, "LSR", AM_ZeroPage);
|
|
m_opcodeinfo[0x56] = AssyInstruction(0x56, "LSR", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0x66] = AssyInstruction(0x66, "ROR", AM_ZeroPage);
|
|
m_opcodeinfo[0x76] = AssyInstruction(0x76, "ROR", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0x86] = AssyInstruction(0x86, "STX", AM_ZeroPage);
|
|
m_opcodeinfo[0x96] = AssyInstruction(0x96, "STX", AM_ZeroPageIndexedWithY);
|
|
m_opcodeinfo[0xa6] = AssyInstruction(0xa6, "LDX", AM_ZeroPage);
|
|
m_opcodeinfo[0xb6] = AssyInstruction(0xb6, "LDX", AM_ZeroPageIndexedWithY);
|
|
m_opcodeinfo[0xc6] = AssyInstruction(0xc6, "DEC", AM_ZeroPage);
|
|
m_opcodeinfo[0xd6] = AssyInstruction(0xd6, "DEC", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0xe6] = AssyInstruction(0xe6, "INC", AM_ZeroPage);
|
|
m_opcodeinfo[0xf6] = AssyInstruction(0xf6, "INC", AM_ZeroPageIndexedWithX);
|
|
|
|
m_opcodeinfo[0x07] = AssyInstruction(0x07, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x17] = AssyInstruction(0x17, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x27] = AssyInstruction(0x27, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x37] = AssyInstruction(0x37, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x47] = AssyInstruction(0x47, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x57] = AssyInstruction(0x57, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x67] = AssyInstruction(0x67, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x77] = AssyInstruction(0x77, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x87] = AssyInstruction(0x87, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x97] = AssyInstruction(0x97, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0xa7] = AssyInstruction(0xa7, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0xb7] = AssyInstruction(0xb7, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0xc7] = AssyInstruction(0xc7, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0xd7] = AssyInstruction(0xd7, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0xe7] = AssyInstruction(0xe7, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0xf7] = AssyInstruction(0xf7, "???", AM_InvalidOp);
|
|
|
|
m_opcodeinfo[0x08] = AssyInstruction(0x08, "PHP", AM_Implied);
|
|
m_opcodeinfo[0x18] = AssyInstruction(0x18, "CLC", AM_Implied);
|
|
m_opcodeinfo[0x28] = AssyInstruction(0x28, "PLP", AM_Implied);
|
|
m_opcodeinfo[0x38] = AssyInstruction(0x38, "SEC", AM_Implied);
|
|
m_opcodeinfo[0x48] = AssyInstruction(0x48, "PHA", AM_Implied);
|
|
m_opcodeinfo[0x58] = AssyInstruction(0x58, "CLI", AM_Implied);
|
|
m_opcodeinfo[0x68] = AssyInstruction(0x68, "PLA", AM_Implied);
|
|
m_opcodeinfo[0x78] = AssyInstruction(0x78, "SEI", AM_Implied);
|
|
m_opcodeinfo[0x88] = AssyInstruction(0x88, "DEY", AM_Implied);
|
|
m_opcodeinfo[0x98] = AssyInstruction(0x98, "TYA", AM_Implied);
|
|
m_opcodeinfo[0xa8] = AssyInstruction(0xa8, "TAY", AM_Implied);
|
|
m_opcodeinfo[0xb8] = AssyInstruction(0xb8, "CLV", AM_Implied);
|
|
m_opcodeinfo[0xc8] = AssyInstruction(0xc8, "INY", AM_Implied);
|
|
m_opcodeinfo[0xd8] = AssyInstruction(0xd8, "CLD", AM_Implied);
|
|
m_opcodeinfo[0xe8] = AssyInstruction(0xe8, "INX", AM_Implied);
|
|
m_opcodeinfo[0xf8] = AssyInstruction(0xf8, "SED", AM_Implied);
|
|
|
|
m_opcodeinfo[0x09] = AssyInstruction(0x09, "ORA", AM_Immediate);
|
|
m_opcodeinfo[0x19] = AssyInstruction(0x19, "ORA", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0x29] = AssyInstruction(0x29, "AND", AM_Immediate);
|
|
m_opcodeinfo[0x39] = AssyInstruction(0x39, "AND", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0x49] = AssyInstruction(0x49, "EOR", AM_Immediate);
|
|
m_opcodeinfo[0x59] = AssyInstruction(0x59, "EOR", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0x69] = AssyInstruction(0x69, "ADC", AM_Immediate);
|
|
m_opcodeinfo[0x79] = AssyInstruction(0x79, "ADC", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0x89] = AssyInstruction(0x89, "BIT", AM_Immediate); //65C02
|
|
m_opcodeinfo[0x99] = AssyInstruction(0x99, "STA", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0xa9] = AssyInstruction(0xa9, "LDA", AM_Immediate);
|
|
m_opcodeinfo[0xb9] = AssyInstruction(0xb9, "LDA", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0xc9] = AssyInstruction(0xc9, "CMP", AM_Immediate);
|
|
m_opcodeinfo[0xd9] = AssyInstruction(0xd9, "CMP", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0xe9] = AssyInstruction(0xe9, "SBC", AM_Immediate);
|
|
m_opcodeinfo[0xf9] = AssyInstruction(0xf9, "SBC", AM_AbsoluteIndexedWithY);
|
|
|
|
m_opcodeinfo[0x0a] = AssyInstruction(0x0a, "ASL", AM_Accumulator);
|
|
m_opcodeinfo[0x1a] = AssyInstruction(0x1a, "INA", AM_Accumulator); //65C02
|
|
m_opcodeinfo[0x2a] = AssyInstruction(0x2a, "ROL", AM_Accumulator);
|
|
m_opcodeinfo[0x3a] = AssyInstruction(0x3a, "DEC", AM_Accumulator); //65C02
|
|
m_opcodeinfo[0x4a] = AssyInstruction(0x4a, "LSR", AM_Accumulator);
|
|
m_opcodeinfo[0x5a] = AssyInstruction(0x5a, "PHY", AM_Implied);//65C02
|
|
m_opcodeinfo[0x6a] = AssyInstruction(0x6a, "ROR", AM_Accumulator);
|
|
m_opcodeinfo[0x7a] = AssyInstruction(0x7a, "PLY", AM_Implied);//65C02
|
|
m_opcodeinfo[0x8a] = AssyInstruction(0x8a, "TXA", AM_Implied);
|
|
m_opcodeinfo[0x9a] = AssyInstruction(0x9a, "TXS", AM_Implied);
|
|
m_opcodeinfo[0xaa] = AssyInstruction(0xaa, "TAX", AM_Implied);
|
|
m_opcodeinfo[0xba] = AssyInstruction(0xba, "TSX", AM_Implied);
|
|
m_opcodeinfo[0xca] = AssyInstruction(0xca, "DEX", AM_Implied);
|
|
m_opcodeinfo[0xda] = AssyInstruction(0xda, "PHX", AM_Implied);//65C02
|
|
m_opcodeinfo[0xea] = AssyInstruction(0xea, "NOP", AM_Implied);
|
|
m_opcodeinfo[0xfa] = AssyInstruction(0xfa, "PLX", AM_Implied);//65C02
|
|
|
|
m_opcodeinfo[0x0b] = AssyInstruction(0x0b, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x1b] = AssyInstruction(0x1b, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x2b] = AssyInstruction(0x2b, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x3b] = AssyInstruction(0x3b, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x4b] = AssyInstruction(0x4b, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x5b] = AssyInstruction(0x5b, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x6b] = AssyInstruction(0x6b, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x7b] = AssyInstruction(0x7b, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x8b] = AssyInstruction(0x8b, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x9b] = AssyInstruction(0x9b, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0xab] = AssyInstruction(0xab, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0xbb] = AssyInstruction(0xbb, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0xcb] = AssyInstruction(0xcb, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0xdb] = AssyInstruction(0xdb, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0xeb] = AssyInstruction(0xeb, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0xfb] = AssyInstruction(0xfb, "???", AM_InvalidOp);
|
|
|
|
m_opcodeinfo[0x0c] = AssyInstruction(0x0c, "TSB", AM_Absolute); //65C02
|
|
m_opcodeinfo[0x1c] = AssyInstruction(0x1c, "TRB", AM_Absolute); //65C02
|
|
m_opcodeinfo[0x2c] = AssyInstruction(0x2c, "BIT", AM_Absolute);
|
|
m_opcodeinfo[0x3c] = AssyInstruction(0x3c, "BIT", AM_AbsoluteIndexedWithX); //65C02
|
|
m_opcodeinfo[0x4c] = AssyInstruction(0x4c, "JMP", AM_Absolute);
|
|
m_opcodeinfo[0x5c] = AssyInstruction(0x5c, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x6c] = AssyInstruction(0x6c, "JMP", AM_AbsoluteIndirect);
|
|
m_opcodeinfo[0x7c] = AssyInstruction(0x7c, "JMP", AM_AbsoluteIndexedIndirect); //65C02
|
|
m_opcodeinfo[0x8c] = AssyInstruction(0x8c, "STY", AM_Absolute);
|
|
m_opcodeinfo[0x9c] = AssyInstruction(0x9c, "STZ", AM_Absolute);
|
|
m_opcodeinfo[0xac] = AssyInstruction(0xac, "LDY", AM_Absolute);
|
|
m_opcodeinfo[0xbc] = AssyInstruction(0xbc, "LDY", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0xcc] = AssyInstruction(0xcc, "CPY", AM_Absolute);
|
|
m_opcodeinfo[0xdc] = AssyInstruction(0xdc, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0xec] = AssyInstruction(0xec, "CPX", AM_Absolute);
|
|
m_opcodeinfo[0xfc] = AssyInstruction(0xfc, "???", AM_InvalidOp);
|
|
|
|
m_opcodeinfo[0x0d] = AssyInstruction(0x0d, "ORA", AM_Absolute);
|
|
m_opcodeinfo[0x1d] = AssyInstruction(0x1d, "ORA", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0x2d] = AssyInstruction(0x2d, "AND", AM_Absolute);
|
|
m_opcodeinfo[0x3d] = AssyInstruction(0x3d, "AND", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0x4d] = AssyInstruction(0x4d, "EOR", AM_Absolute);
|
|
m_opcodeinfo[0x5d] = AssyInstruction(0x5d, "EOR", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0x6d] = AssyInstruction(0x6d, "ADC", AM_Absolute);
|
|
m_opcodeinfo[0x7d] = AssyInstruction(0x7d, "ADC", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0x8d] = AssyInstruction(0x8d, "STA", AM_Absolute);
|
|
m_opcodeinfo[0x9d] = AssyInstruction(0x9d, "STA", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0xad] = AssyInstruction(0xad, "LDA", AM_Absolute);
|
|
m_opcodeinfo[0xbd] = AssyInstruction(0xbd, "LDA", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0xcd] = AssyInstruction(0xcd, "CMP", AM_Absolute);
|
|
m_opcodeinfo[0xdd] = AssyInstruction(0xdd, "CMP", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0xed] = AssyInstruction(0xed, "SBC", AM_Absolute);
|
|
m_opcodeinfo[0xfd] = AssyInstruction(0xfd, "SBC", AM_AbsoluteIndexedWithX);
|
|
|
|
m_opcodeinfo[0x0e] = AssyInstruction(0x0e, "ASL", AM_Absolute);
|
|
m_opcodeinfo[0x1e] = AssyInstruction(0x1e, "ASL", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0x2e] = AssyInstruction(0x2e, "ROL", AM_Absolute);
|
|
m_opcodeinfo[0x3e] = AssyInstruction(0x3e, "ROL", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0x4e] = AssyInstruction(0x4e, "LSR", AM_Absolute);
|
|
m_opcodeinfo[0x5e] = AssyInstruction(0x5e, "LSR", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0x6e] = AssyInstruction(0x6e, "ROR", AM_Absolute);
|
|
m_opcodeinfo[0x7e] = AssyInstruction(0x7e, "ROR", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0x8e] = AssyInstruction(0x8e, "STX", AM_Absolute);
|
|
m_opcodeinfo[0x9e] = AssyInstruction(0x9e, "STZ", AM_AbsoluteIndexedWithX); //65C02
|
|
m_opcodeinfo[0xae] = AssyInstruction(0xae, "LDX", AM_Absolute);
|
|
m_opcodeinfo[0xbe] = AssyInstruction(0xbe, "LDX", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0xce] = AssyInstruction(0xce, "DEC", AM_Absolute);
|
|
m_opcodeinfo[0xde] = AssyInstruction(0xde, "DEC", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0xee] = AssyInstruction(0xee, "INC", AM_Absolute);
|
|
m_opcodeinfo[0xfe] = AssyInstruction(0xfe, "INC", AM_AbsoluteIndexedWithX);
|
|
|
|
m_opcodeinfo[0x0f] = AssyInstruction(0x0f, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x1f] = AssyInstruction(0x1f, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x2f] = AssyInstruction(0x2f, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x3f] = AssyInstruction(0x3f, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x4f] = AssyInstruction(0x4f, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x5f] = AssyInstruction(0x5f, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x6f] = AssyInstruction(0x6f, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x7f] = AssyInstruction(0x7f, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x8f] = AssyInstruction(0x8f, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0x9f] = AssyInstruction(0x9f, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0xaf] = AssyInstruction(0xaf, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0xbf] = AssyInstruction(0xbf, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0xcf] = AssyInstruction(0xcf, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0xdf] = AssyInstruction(0xdf, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0xef] = AssyInstruction(0xef, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0xff] = AssyInstruction(0xff, "???", AM_InvalidOp);
|
|
|
|
#ifdef UNUSED_OPCODES
|
|
m_opcodeinfo[0x00] = AssyInstruction(0x00, "BRK", AM_Implied);
|
|
m_opcodeinfo[0x10] = AssyInstruction(0x10, "BPL", AM_ProgramCounterRelative);
|
|
m_opcodeinfo[0x20] = AssyInstruction(0x20, "JSR", AM_Absolute);
|
|
m_opcodeinfo[0x30] = AssyInstruction(0x30, "BMI", AM_ProgramCounterRelative);
|
|
m_opcodeinfo[0x40] = AssyInstruction(0x40, "RTI", AM_Implied);
|
|
m_opcodeinfo[0x50] = AssyInstruction(0x50, "BVC", AM_ProgramCounterRelative);
|
|
m_opcodeinfo[0x60] = AssyInstruction(0x60, "RTS", AM_Implied);
|
|
m_opcodeinfo[0x70] = AssyInstruction(0x70, "BVS", AM_ProgramCounterRelative);
|
|
m_opcodeinfo[0x80] = AssyInstruction(0x80, "nop", AM_ZeroPage);
|
|
m_opcodeinfo[0x90] = AssyInstruction(0x90, "BCC", AM_ProgramCounterRelative);
|
|
m_opcodeinfo[0xa0] = AssyInstruction(0xa0, "LDY", AM_Immediate);
|
|
m_opcodeinfo[0xb0] = AssyInstruction(0xb0, "BCC", AM_ProgramCounterRelative);
|
|
m_opcodeinfo[0xc0] = AssyInstruction(0xc0, "LDY", AM_Immediate);
|
|
m_opcodeinfo[0xd0] = AssyInstruction(0xd0, "BCS", AM_ProgramCounterRelative);
|
|
m_opcodeinfo[0xe0] = AssyInstruction(0xe0, "CPX", AM_Immediate);
|
|
m_opcodeinfo[0xf0] = AssyInstruction(0xf0, "BEQ", AM_ProgramCounterRelative);
|
|
|
|
m_opcodeinfo[0x01] = AssyInstruction(0x01, "ORA", AM_AbsoluteIndexedIndirect);
|
|
m_opcodeinfo[0x11] = AssyInstruction(0x11, "ORA", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0x21] = AssyInstruction(0x21, "AND", AM_AbsoluteIndexedIndirect);
|
|
m_opcodeinfo[0x31] = AssyInstruction(0x31, "AND", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0x41] = AssyInstruction(0x41, "EOR", AM_AbsoluteIndexedIndirect);
|
|
m_opcodeinfo[0x51] = AssyInstruction(0x51, "EOR", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0x61] = AssyInstruction(0x61, "ADC", AM_AbsoluteIndexedIndirect);
|
|
m_opcodeinfo[0x71] = AssyInstruction(0x71, "ADC", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0x81] = AssyInstruction(0x81, "STA", AM_AbsoluteIndexedIndirect);
|
|
m_opcodeinfo[0x91] = AssyInstruction(0x91, "STA", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0xa1] = AssyInstruction(0xa1, "LDA", AM_AbsoluteIndexedIndirect);
|
|
m_opcodeinfo[0xb1] = AssyInstruction(0xb1, "LDA", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0xc1] = AssyInstruction(0xc1, "CMP", AM_AbsoluteIndexedIndirect);
|
|
m_opcodeinfo[0xd1] = AssyInstruction(0xd1, "CMP", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0xe1] = AssyInstruction(0xe1, "SBC", AM_AbsoluteIndexedIndirect);
|
|
m_opcodeinfo[0xf1] = AssyInstruction(0xff, "SBC", AM_AbsoluteIndexedWithY);
|
|
|
|
m_opcodeinfo[0x02] = AssyInstruction(0x02, "halt", AM_Immediate);
|
|
m_opcodeinfo[0x12] = AssyInstruction(0x12, "asl-ora", AM_ZeroPageIndexedIndirect);
|
|
m_opcodeinfo[0x22] = AssyInstruction(0x22, "and", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0x32] = AssyInstruction(0x32, "halt", AM_Immediate);
|
|
m_opcodeinfo[0x42] = AssyInstruction(0x42, "halt", AM_Immediate);
|
|
m_opcodeinfo[0x52] = AssyInstruction(0x52, "halt", AM_Immediate);
|
|
m_opcodeinfo[0x62] = AssyInstruction(0x62, "halt", AM_Immediate);
|
|
m_opcodeinfo[0x72] = AssyInstruction(0x72, "halt", AM_Immediate);
|
|
m_opcodeinfo[0x82] = AssyInstruction(0x82, "halt", AM_Immediate);
|
|
m_opcodeinfo[0x92] = AssyInstruction(0x92, "halt", AM_Immediate);
|
|
m_opcodeinfo[0xa2] = AssyInstruction(0xa2, "LDX", AM_Immediate);
|
|
m_opcodeinfo[0xb2] = AssyInstruction(0xb2, "halt", AM_Immediate);
|
|
m_opcodeinfo[0xc2] = AssyInstruction(0xc2, "halt", AM_Immediate);
|
|
m_opcodeinfo[0xd2] = AssyInstruction(0xd2, "halt", AM_Immediate);
|
|
m_opcodeinfo[0xe2] = AssyInstruction(0xe2, "halt", AM_Immediate);
|
|
m_opcodeinfo[0xf2] = AssyInstruction(0xf2, "halt", AM_Immediate);
|
|
|
|
m_opcodeinfo[0x03] = AssyInstruction(0x03, "asl/ora", AM_ZeroPageIndexedIndirect);
|
|
m_opcodeinfo[0x13] = AssyInstruction(0x13, "asl/ora", AM_ZeroPageIndirect);
|
|
m_opcodeinfo[0x23] = AssyInstruction(0x23, "rol/and", AM_ZeroPageIndexedIndirect);
|
|
m_opcodeinfo[0x33] = AssyInstruction(0x33, "rol/and", AM_ZeroPageIndexedWithY);
|
|
m_opcodeinfo[0x43] = AssyInstruction(0x43, "lsr/eor", AM_ZeroPage);
|
|
m_opcodeinfo[0x53] = AssyInstruction(0x53, "lsr/eor", AM_ZeroPageIndirectIndexedWithY);
|
|
m_opcodeinfo[0x63] = AssyInstruction(0x63, "ror/adc", AM_ZeroPageIndexedIndirect);
|
|
m_opcodeinfo[0x73] = AssyInstruction(0x73, "ror/adc", AM_ZeroPageIndirectIndexedWithY);
|
|
m_opcodeinfo[0x83] = AssyInstruction(0x83, "sta/stx", AM_ZeroPageIndexedIndirect);
|
|
m_opcodeinfo[0x93] = AssyInstruction(0x93, "sta/stx", AM_ZeroPageIndirectIndexedWithY);
|
|
m_opcodeinfo[0xa3] = AssyInstruction(0xa3, "lda/ldx", AM_ZeroPageIndexedIndirect);
|
|
m_opcodeinfo[0xb3] = AssyInstruction(0xb3, "lda/ldx", AM_ZeroPageIndirectIndexedWithY);
|
|
m_opcodeinfo[0xc3] = AssyInstruction(0xc3, "dec/cmp", AM_ZeroPageIndexedIndirect);
|
|
m_opcodeinfo[0xd3] = AssyInstruction(0xd3, "dec/cmp", AM_ZeroPageIndirectIndexedWithY);
|
|
m_opcodeinfo[0xe3] = AssyInstruction(0xe3, "inc/sbc", AM_ZeroPageIndexedIndirect);
|
|
m_opcodeinfo[0xf3] = AssyInstruction(0xf3, "inc/sbc", AM_ZeroPageIndirectIndexedWithY);
|
|
|
|
m_opcodeinfo[0x04] = AssyInstruction(0x04, "nop", AM_ZeroPage);
|
|
m_opcodeinfo[0x14] = AssyInstruction(0x14, "nop", AM_ZeroPage);
|
|
m_opcodeinfo[0x24] = AssyInstruction(0x24, "BIT", AM_ZeroPage);
|
|
m_opcodeinfo[0x34] = AssyInstruction(0x34, "nop", AM_ZeroPage);
|
|
m_opcodeinfo[0x44] = AssyInstruction(0x44, "nop", AM_ZeroPage);
|
|
m_opcodeinfo[0x54] = AssyInstruction(0x54, "nop", AM_ZeroPage);
|
|
m_opcodeinfo[0x64] = AssyInstruction(0x64, "nop", AM_ZeroPage);
|
|
m_opcodeinfo[0x74] = AssyInstruction(0x74, "nop", AM_ZeroPage);
|
|
m_opcodeinfo[0x84] = AssyInstruction(0x84, "STY", AM_ZeroPage);
|
|
m_opcodeinfo[0x94] = AssyInstruction(0x94, "STY", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0xa4] = AssyInstruction(0xa4, "nop", AM_ZeroPage);
|
|
m_opcodeinfo[0xb4] = AssyInstruction(0xb4, "LDY", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0xc4] = AssyInstruction(0xc4, "CPY", AM_ZeroPage);
|
|
m_opcodeinfo[0xd4] = AssyInstruction(0xd4, "nop", AM_ZeroPage);
|
|
m_opcodeinfo[0xe4] = AssyInstruction(0xe4, "CPX", AM_ZeroPage);
|
|
m_opcodeinfo[0xf4] = AssyInstruction(0xf4, "nop", AM_ZeroPage);
|
|
|
|
m_opcodeinfo[0x05] = AssyInstruction(0x05, "ORA", AM_ZeroPage);
|
|
m_opcodeinfo[0x15] = AssyInstruction(0x15, "ORA", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0x25] = AssyInstruction(0x25, "AND", AM_ZeroPage);
|
|
m_opcodeinfo[0x35] = AssyInstruction(0x35, "AND", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0x45] = AssyInstruction(0x45, "EOR", AM_ZeroPage);
|
|
m_opcodeinfo[0x55] = AssyInstruction(0x55, "EOR", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0x65] = AssyInstruction(0x65, "ADC", AM_ZeroPage);
|
|
m_opcodeinfo[0x75] = AssyInstruction(0x75, "ADC", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0x85] = AssyInstruction(0x85, "STA", AM_ZeroPage);
|
|
m_opcodeinfo[0x95] = AssyInstruction(0x95, "STA", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0xa5] = AssyInstruction(0xa5, "LDA", AM_ZeroPage);
|
|
m_opcodeinfo[0xb5] = AssyInstruction(0xb5, "LDA", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0xc5] = AssyInstruction(0xc5, "CMP", AM_ZeroPage);
|
|
m_opcodeinfo[0xd5] = AssyInstruction(0xd5, "CMP", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0xe5] = AssyInstruction(0xe5, "SEC", AM_ZeroPage);
|
|
m_opcodeinfo[0xf5] = AssyInstruction(0xf5, "SEC", AM_ZeroPageIndexedWithX);
|
|
|
|
m_opcodeinfo[0x06] = AssyInstruction(0x06, "ASL", AM_ZeroPage);
|
|
m_opcodeinfo[0x16] = AssyInstruction(0x16, "ASL", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0x26] = AssyInstruction(0x26, "ROL", AM_ZeroPage);
|
|
m_opcodeinfo[0x36] = AssyInstruction(0x36, "ROL", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0x46] = AssyInstruction(0x46, "LSR", AM_ZeroPage);
|
|
m_opcodeinfo[0x56] = AssyInstruction(0x56, "LSR", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0x66] = AssyInstruction(0x66, "ROR", AM_ZeroPage);
|
|
m_opcodeinfo[0x76] = AssyInstruction(0x76, "ROR", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0x86] = AssyInstruction(0x86, "STX", AM_ZeroPage);
|
|
m_opcodeinfo[0x96] = AssyInstruction(0x96, "STX", AM_ZeroPageIndexedWithY);
|
|
m_opcodeinfo[0xa6] = AssyInstruction(0xa6, "LDX", AM_ZeroPage);
|
|
m_opcodeinfo[0xb6] = AssyInstruction(0xb6, "LDX", AM_ZeroPageIndexedWithY);
|
|
m_opcodeinfo[0xc6] = AssyInstruction(0xc6, "DEC", AM_ZeroPage);
|
|
m_opcodeinfo[0xd6] = AssyInstruction(0xd6, "DEC", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0xe6] = AssyInstruction(0xe6, "INC", AM_ZeroPage);
|
|
m_opcodeinfo[0xf6] = AssyInstruction(0xf6, "INC", AM_ZeroPageIndexedWithX);
|
|
|
|
m_opcodeinfo[0x07] = AssyInstruction(0x07, "asl/ora", AM_ZeroPage);
|
|
m_opcodeinfo[0x17] = AssyInstruction(0x17, "asl/ora", AM_ZeroPageIndirectIndexedWithY);
|
|
m_opcodeinfo[0x27] = AssyInstruction(0x27, "rol/and", AM_ZeroPage);
|
|
m_opcodeinfo[0x37] = AssyInstruction(0x37, "rol/and", AM_ZeroPageIndexedWithX);
|
|
m_opcodeinfo[0x47] = AssyInstruction(0x47, "lsr/eor", AM_ZeroPage);
|
|
m_opcodeinfo[0x57] = AssyInstruction(0x57, "lsr/eor", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0x67] = AssyInstruction(0x67, "ror/adc", AM_ZeroPage);
|
|
m_opcodeinfo[0x77] = AssyInstruction(0x77, "ror/adc", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0x87] = AssyInstruction(0x87, "sta/stx", AM_ZeroPage);
|
|
m_opcodeinfo[0x97] = AssyInstruction(0x97, "sta/stx", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0xa7] = AssyInstruction(0xa7, "lda/ldx", AM_ZeroPage);
|
|
m_opcodeinfo[0xb7] = AssyInstruction(0xb7, "ldx/ldx", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0xc7] = AssyInstruction(0xc7, "dec/cmp", AM_ZeroPage);
|
|
m_opcodeinfo[0xd7] = AssyInstruction(0xd7, "dec/cmp", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0xe7] = AssyInstruction(0xe7, "inc/sbc", AM_ZeroPage);
|
|
m_opcodeinfo[0xf7] = AssyInstruction(0xf7, "inc/sbc", AM_AbsoluteIndexedWithX);
|
|
|
|
m_opcodeinfo[0x08] = AssyInstruction(0x08, "PHP", AM_Implied);
|
|
m_opcodeinfo[0x18] = AssyInstruction(0x18, "CLC", AM_Implied);
|
|
m_opcodeinfo[0x28] = AssyInstruction(0x28, "PLP", AM_Implied);
|
|
m_opcodeinfo[0x38] = AssyInstruction(0x38, "SEC", AM_Implied);
|
|
m_opcodeinfo[0x48] = AssyInstruction(0x48, "PHA", AM_Implied);
|
|
m_opcodeinfo[0x58] = AssyInstruction(0x58, "CLI", AM_Implied);
|
|
m_opcodeinfo[0x68] = AssyInstruction(0x68, "PLA", AM_Implied);
|
|
m_opcodeinfo[0x78] = AssyInstruction(0x78, "SEI", AM_Implied);
|
|
m_opcodeinfo[0x88] = AssyInstruction(0x88, "DEY", AM_Implied);
|
|
m_opcodeinfo[0x98] = AssyInstruction(0x98, "TYA", AM_Implied);
|
|
m_opcodeinfo[0xa8] = AssyInstruction(0xa8, "TAY", AM_Implied);
|
|
m_opcodeinfo[0xb8] = AssyInstruction(0xb8, "CLV", AM_Implied);
|
|
m_opcodeinfo[0xc8] = AssyInstruction(0xc8, "INY", AM_Implied);
|
|
m_opcodeinfo[0xd8] = AssyInstruction(0xd8, "CLD", AM_Implied);
|
|
m_opcodeinfo[0xe8] = AssyInstruction(0xe8, "INX", AM_Implied);
|
|
m_opcodeinfo[0xf8] = AssyInstruction(0xf8, "SED", AM_Implied);
|
|
|
|
m_opcodeinfo[0x09] = AssyInstruction(0x09, "ORA", AM_Immediate);
|
|
m_opcodeinfo[0x19] = AssyInstruction(0x19, "ORA", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0x29] = AssyInstruction(0x29, "AND", AM_Immediate);
|
|
m_opcodeinfo[0x39] = AssyInstruction(0x39, "AND", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0x49] = AssyInstruction(0x49, "EOR", AM_Immediate);
|
|
m_opcodeinfo[0x59] = AssyInstruction(0x59, "EOR", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0x69] = AssyInstruction(0x69, "ADC", AM_Immediate);
|
|
m_opcodeinfo[0x79] = AssyInstruction(0x79, "ADC", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0x89] = AssyInstruction(0x89, "nop", AM_ZeroPage);
|
|
m_opcodeinfo[0x99] = AssyInstruction(0x99, "STA", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0xa9] = AssyInstruction(0xa9, "LDA", AM_Immediate);
|
|
m_opcodeinfo[0xb9] = AssyInstruction(0xb9, "LDA", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0xc9] = AssyInstruction(0xc9, "CMP", AM_Immediate);
|
|
m_opcodeinfo[0xd9] = AssyInstruction(0xd9, "CMP", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0xe9] = AssyInstruction(0xe9, "SBC", AM_Immediate);
|
|
m_opcodeinfo[0xf9] = AssyInstruction(0xf9, "SBC", AM_AbsoluteIndexedWithY);
|
|
|
|
m_opcodeinfo[0x0a] = AssyInstruction(0x0a, "ASL", AM_Accumulator);
|
|
m_opcodeinfo[0x1a] = AssyInstruction(0x1a, "nop", AM_Implied);
|
|
m_opcodeinfo[0x2a] = AssyInstruction(0x2a, "ROL", AM_Accumulator);
|
|
m_opcodeinfo[0x3a] = AssyInstruction(0x3a, "nop", AM_Implied);
|
|
m_opcodeinfo[0x4a] = AssyInstruction(0x4a, "LSR", AM_Accumulator);
|
|
m_opcodeinfo[0x5a] = AssyInstruction(0x5a, "nop", AM_Implied);
|
|
m_opcodeinfo[0x6a] = AssyInstruction(0x6a, "ROR", AM_Accumulator);
|
|
m_opcodeinfo[0x7a] = AssyInstruction(0x7a, "nop", AM_Implied);
|
|
m_opcodeinfo[0x8a] = AssyInstruction(0x8a, "TXA", AM_Implied);
|
|
m_opcodeinfo[0x9a] = AssyInstruction(0x9a, "TXS", AM_Implied);
|
|
m_opcodeinfo[0xaa] = AssyInstruction(0xaa, "TAX", AM_Implied);
|
|
m_opcodeinfo[0xba] = AssyInstruction(0xba, "TSX", AM_Implied);
|
|
m_opcodeinfo[0xca] = AssyInstruction(0xca, "DEX", AM_Implied);
|
|
m_opcodeinfo[0xda] = AssyInstruction(0xda, "nop", AM_Implied);
|
|
m_opcodeinfo[0xea] = AssyInstruction(0xea, "NOP", AM_Implied);
|
|
m_opcodeinfo[0xfa] = AssyInstruction(0xfa, "nop", AM_Implied);
|
|
|
|
m_opcodeinfo[0x0b] = AssyInstruction(0x0b, "and/mov bit7->Cy", AM_Immediate);
|
|
m_opcodeinfo[0x1b] = AssyInstruction(0x1b, "asl/ora", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0x2b] = AssyInstruction(0x2b, "and/mov bit7->Cy", AM_Immediate);
|
|
m_opcodeinfo[0x3b] = AssyInstruction(0x3b, "asl/ora", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0x4b] = AssyInstruction(0x4b, "and/lsr A", AM_Immediate);
|
|
m_opcodeinfo[0x5b] = AssyInstruction(0x5b, "lsr/eor", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0x6b] = AssyInstruction(0x6b, "and/ror A", AM_Immediate);
|
|
m_opcodeinfo[0x7b] = AssyInstruction(0x7b, "ror/adc", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0x8b] = AssyInstruction(0x8b, "txa/and", AM_Immediate);
|
|
m_opcodeinfo[0x9b] = AssyInstruction(0x9b, "sta/stx", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0xab] = AssyInstruction(0xab, "lda/ldx", AM_Implied);
|
|
m_opcodeinfo[0xbb] = AssyInstruction(0xbb, "lda/ldx", AM_Implied);
|
|
m_opcodeinfo[0xcb] = AssyInstruction(0xcb, "sbx", AM_Immediate);
|
|
m_opcodeinfo[0xdb] = AssyInstruction(0xdb, "dec/cmp", AM_Absolute);
|
|
m_opcodeinfo[0xeb] = AssyInstruction(0xeb, "sbc", AM_Immediate);
|
|
m_opcodeinfo[0xfb] = AssyInstruction(0xfb, "inc/sbc", AM_Absolute);
|
|
|
|
m_opcodeinfo[0x0c] = AssyInstruction(0x0c, "nop", AM_Absolute);
|
|
m_opcodeinfo[0x1c] = AssyInstruction(0x1c, "nop", AM_Absolute);
|
|
m_opcodeinfo[0x2c] = AssyInstruction(0x2c, "BIT", AM_Absolute);
|
|
m_opcodeinfo[0x3c] = AssyInstruction(0x3c, "nop", AM_Absolute);
|
|
m_opcodeinfo[0x4c] = AssyInstruction(0x4c, "JMP", AM_Absolute);
|
|
m_opcodeinfo[0x5c] = AssyInstruction(0x5c, "nop", AM_Absolute);
|
|
m_opcodeinfo[0x6c] = AssyInstruction(0x6c, "JMP", AM_AbsoluteIndirect);
|
|
m_opcodeinfo[0x7c] = AssyInstruction(0x7c, "nop", AM_Absolute);
|
|
m_opcodeinfo[0x8c] = AssyInstruction(0x8c, "STY", AM_Absolute);
|
|
m_opcodeinfo[0x9c] = AssyInstruction(0x9c, "sta/stx", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0xac] = AssyInstruction(0xac, "LDY", AM_Absolute);
|
|
m_opcodeinfo[0xbc] = AssyInstruction(0xbc, "LDY", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0xcc] = AssyInstruction(0xcc, "CPY", AM_Absolute);
|
|
m_opcodeinfo[0xdc] = AssyInstruction(0xdc, "???", AM_InvalidOp);
|
|
m_opcodeinfo[0xec] = AssyInstruction(0xec, "CPX", AM_Absolute);
|
|
m_opcodeinfo[0xfc] = AssyInstruction(0xfc, "???", AM_InvalidOp);
|
|
|
|
m_opcodeinfo[0x0d] = AssyInstruction(0x0d, "ORA", AM_Absolute);
|
|
m_opcodeinfo[0x1d] = AssyInstruction(0x1d, "ORA", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0x2d] = AssyInstruction(0x2d, "AND", AM_Absolute);
|
|
m_opcodeinfo[0x3d] = AssyInstruction(0x3d, "AND", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0x4d] = AssyInstruction(0x4d, "EOR", AM_Absolute);
|
|
m_opcodeinfo[0x5d] = AssyInstruction(0x5d, "EOR", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0x6d] = AssyInstruction(0x6d, "ADC", AM_Absolute);
|
|
m_opcodeinfo[0x7d] = AssyInstruction(0x7d, "ADC", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0x8d] = AssyInstruction(0x8d, "STA", AM_Absolute);
|
|
m_opcodeinfo[0x9d] = AssyInstruction(0x9d, "STA", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0xad] = AssyInstruction(0xad, "LDA", AM_Absolute);
|
|
m_opcodeinfo[0xbd] = AssyInstruction(0xbd, "LDA", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0xcd] = AssyInstruction(0xcd, "CMP", AM_Absolute);
|
|
m_opcodeinfo[0xdd] = AssyInstruction(0xdd, "CMP", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0xed] = AssyInstruction(0xed, "SBC", AM_Absolute);
|
|
m_opcodeinfo[0xfd] = AssyInstruction(0xfd, "SBC", AM_AbsoluteIndexedWithX);
|
|
|
|
m_opcodeinfo[0x0e] = AssyInstruction(0x0e, "ASL", AM_Absolute);
|
|
m_opcodeinfo[0x1e] = AssyInstruction(0x1e, "ASL", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0x2e] = AssyInstruction(0x2e, "ROL", AM_Absolute);
|
|
m_opcodeinfo[0x3e] = AssyInstruction(0x3e, "ROL", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0x4e] = AssyInstruction(0x4e, "LSR", AM_Absolute);
|
|
m_opcodeinfo[0x5e] = AssyInstruction(0x5e, "LSR", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0x6e] = AssyInstruction(0x6e, "ROR", AM_Absolute);
|
|
m_opcodeinfo[0x7e] = AssyInstruction(0x7e, "ROR", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0x8e] = AssyInstruction(0x8e, "STX", AM_Absolute);
|
|
m_opcodeinfo[0x9e] = AssyInstruction(0x9e, "sta/stx", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0xae] = AssyInstruction(0xae, "LDX", AM_Absolute);
|
|
m_opcodeinfo[0xbe] = AssyInstruction(0xbe, "LDX", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0xce] = AssyInstruction(0xce, "DEC", AM_Absolute);
|
|
m_opcodeinfo[0xde] = AssyInstruction(0xde, "DEC", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0xee] = AssyInstruction(0xee, "INC", AM_Absolute);
|
|
m_opcodeinfo[0xfe] = AssyInstruction(0xfe, "INC", AM_AbsoluteIndexedWithX);
|
|
|
|
m_opcodeinfo[0x0f] = AssyInstruction(0x0f, "asl/ora", AM_Absolute);
|
|
m_opcodeinfo[0x1f] = AssyInstruction(0x1f, "asl/ora", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0x2f] = AssyInstruction(0x2f, "rol/and", AM_Absolute);
|
|
m_opcodeinfo[0x3f] = AssyInstruction(0x3f, "rol/and", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0x4f] = AssyInstruction(0x4f, "lsr/eor", AM_Absolute);
|
|
m_opcodeinfo[0x5f] = AssyInstruction(0x5f, "lsr/eor", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0x6f] = AssyInstruction(0x6f, "ror/adc", AM_Absolute);
|
|
m_opcodeinfo[0x7f] = AssyInstruction(0x7f, "ror/adc", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0x8f] = AssyInstruction(0x8f, "sta/stx", AM_Absolute);
|
|
m_opcodeinfo[0x9f] = AssyInstruction(0x9f, "sta/stx", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0xaf] = AssyInstruction(0xaf, "lda/ldx", AM_Absolute);
|
|
m_opcodeinfo[0xbf] = AssyInstruction(0xbf, "ldx/ldx", AM_AbsoluteIndexedWithY);
|
|
m_opcodeinfo[0xcf] = AssyInstruction(0xcf, "dec/cmp", AM_Absolute);
|
|
m_opcodeinfo[0xdf] = AssyInstruction(0xdf, "dec/cmp", AM_AbsoluteIndexedWithX);
|
|
m_opcodeinfo[0xef] = AssyInstruction(0xef, "inc/sbc", AM_Absolute);
|
|
m_opcodeinfo[0xff] = AssyInstruction(0xff, "inc/sbc", AM_AbsoluteIndexedWithX);
|
|
#endif
|
|
|
|
}
|
|
|
|
AssyInstruction::AssyInstruction(quint8 opcode, QString mnemonic, AddressMode am) {
|
|
m_opcode = opcode;
|
|
m_mnemonic = mnemonic;
|
|
m_addressMode = am;
|
|
}
|
|
|
|
quint8 AssyInstruction::numArgs() {
|
|
switch (m_addressMode) {
|
|
case AM_Absolute:
|
|
case AM_AbsoluteIndexedIndirect:
|
|
case AM_AbsoluteIndexedWithX:
|
|
case AM_AbsoluteIndexedWithY:
|
|
case AM_AbsoluteIndirect:
|
|
return 2;
|
|
case AM_ProgramCounterRelative:
|
|
case AM_ZeroPage:
|
|
case AM_ZeroPageIndirectIndexedWithY:
|
|
case AM_ZeroPageIndexedIndirect:
|
|
case AM_ZeroPageIndexedWithX:
|
|
case AM_ZeroPageIndexedWithY:
|
|
case AM_ZeroPageIndirect:
|
|
case AM_Immediate:
|
|
return 1;
|
|
case AM_InvalidOp:
|
|
case AM_Implied:
|
|
case AM_Accumulator:
|
|
default:
|
|
return 0;
|
|
}
|
|
}
|
|
|
|
DisassembledItem::DisassembledItem(AssyInstruction instr) {
|
|
setInstruction(instr);
|
|
}
|
|
|
|
void DisassembledItem::setInstruction(AssyInstruction instr) {
|
|
m_instruction = instr;
|
|
// qDebug() << "Set instruction: " << uint8ToHex(instr.opcode());
|
|
// qDebug() << " Copied instr:" << m_instruction.debugStr();
|
|
if (instr.opcode() == 0x20) { m_is_jsr = true; }
|
|
if (instr.opcode() == 0x10) { m_is_branch = true; } // BPL
|
|
if (instr.opcode() == 0x30) { m_is_branch = true; } // BMI
|
|
if (instr.opcode() == 0x50) { m_is_branch = true; } // BVC
|
|
if (instr.opcode() == 0x70) { m_is_branch = true; } // BVS
|
|
if (instr.opcode() == 0x90) { m_is_branch = true; } // BCC
|
|
if (instr.opcode() == 0xB0) { m_is_branch = true; } // BCS
|
|
if (instr.opcode() == 0xD0) { m_is_branch = true; } // BNE
|
|
if (instr.opcode() == 0xF0) { m_is_branch = true; } // BEQ
|
|
if (instr.opcode() == 0x80) { m_is_jump = true; } // BRA
|
|
if (instr.opcode() == 0x4C) { m_is_jump = true; } // JMP a
|
|
if (instr.opcode() == 0x6C) { m_is_jump = true; } // JMP (a)
|
|
if (instr.opcode() == 0x7C) { m_is_jump = true; } // JMP (a,x)
|
|
}
|
|
|
|
QString DisassembledItem::disassembledString() {
|
|
QString retval = rawDisassembledString();
|
|
if (hasArg()) {
|
|
if (retval.contains("_ARG16_")) {
|
|
retval.replace("_ARG16_","$"+arg16Str());
|
|
} else if (retval.contains("_ARG8_")) {
|
|
retval.replace("_ARG8_","$"+arg8Str());
|
|
}
|
|
}
|
|
return retval;
|
|
}
|
|
|
|
void DisassembledItem::init() {
|
|
m_address = m_target_address = 0;
|
|
m_nextContiguousAddress = 0;
|
|
m_nextFlowAddress = 0;
|
|
m_is_jump = m_is_branch = m_is_jsr = false;
|
|
m_unknown_ta = true;
|
|
m_raw_arg = 0;
|
|
m_has_arg = false;
|
|
m_canNotFollow = false;
|
|
m_isInvalidOp = false;
|
|
|
|
}
|