Apple-2-SW/Applecorn
1
0
Fork 0
mirror of https://github.com/bobbimanners/Applecorn.git synced 2024-06-20 06:29:39 +00:00
Code Issues Projects Releases Wiki Activity

Mainmem code shouldn't use WRTMAIN/WRTAUX macros.

Browse Source
This commit is contained in:
Bobbi Webber-Manners 2022-09-19 23:42:44 -04:00
parent 0ddec48dbb
commit 9da8399e6a
2 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
mainmem.misc.s
View File

@ -98,12 +98,12 @@ EXISTS LDA #<MOSFILE
* Preserves A
COPYFB PHA
LDX #$11 ; 18 bytes in FILEBLK
>>> WRTAUX ; Write to Aux mem
STA $C005 ; Write to aux mem
:L1 LDA FILEBLK,X
STA OSFILECB,X
DEX
BPL :L1
>>> WRTMAIN ; Back to Main mem
STA $C004 ; Write to main mem again
PLA
RTS

8
mainmem.svc.s
View File

@ -359,9 +359,9 @@ GBPB >>> ENTMAIN
LDA GBPBDAT+1
STA ZPMOS+1
LDA BLKBUF
>>> WRTAUX
STA $C005 ; Write to aux
STA (ZPMOS) ; Store byte in aux mem
>>> WRTMAIN
STA $C004 ; Write to main again
BRA :UPDCB
:WRITE LDA #<BLKBUF ; Start of destination
STA A4L
@ -403,7 +403,7 @@ GBPB >>> ENTMAIN
:ERR
:ZERO PLA ; Throw away A
>>> ALTZP ; Control block can be in ZP!
>>> WRTAUX
STA $C005 ; Write to aux
LDA GBPBAUXCB+0 ; Copy control block back to aux
STA $B0+0 ; $B0 in AltZP is temp FS workspace
LDA GBPBAUXCB+1
@ -413,7 +413,7 @@ GBPB >>> ENTMAIN
STA ($B0),Y
DEY
BPL :L2
>>> WRTMAIN
STA $C004 ; Write to main again
>>> MAINZP
>>> XF2AUX,OSGBPBRET