Apple-2-SW/contiki
1
0
Fork 0
mirror of https://github.com/oliverschmidt/contiki.git synced 2024-12-21 03:30:01 +00:00
Code Issues Projects Releases Wiki Activity

uart correction values for 3.9Mhz (default sky freq.)

Browse Source
This commit is contained in:
fros4943 2009-10-27 16:25:28 +00:00
parent 6f4a537aa0
commit 53d03aa924
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
cpu/msp430/dev/uart1.c
View File

@ -26,7 +26,7 @@
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE. * SUCH DAMAGE.
* *
* @(#)$Id: uart1.c,v 1.12 2009/09/08 10:39:49 nifi Exp $ * @(#)$Id: uart1.c,v 1.13 2009/10/27 16:25:28 fros4943 Exp $
*/ */
/* /*
@ -132,14 +132,14 @@ uart1_init(unsigned long ubr)
/* /*
* UMCTL1 values calculated using * UMCTL1 values calculated using
* http://mspgcc.sourceforge.net/baudrate.html * http://mspgcc.sourceforge.net/baudrate.html
* Table assumes that F_CPU = 2,457,600 Hz. * Table assumes that F_CPU = 3,900,000 Hz.
*/ */
switch(ubr) { switch(ubr) {
case UART1_BAUD2UBR(115200ul): case UART1_BAUD2UBR(115200ul):
UMCTL1 = 0x4a; UMCTL1 = 0xF7;
break; break;
case UART1_BAUD2UBR(57600ul): case UART1_BAUD2UBR(57600ul):
UMCTL1 = 0x5b; UMCTL1 = 0xED;
break; break;
default: default:
/* 9600, 19200, 38400 don't require any correction */ /* 9600, 19200, 38400 don't require any correction */