mirror of
https://github.com/oliverschmidt/contiki.git
synced 2024-11-04 13:06:38 +00:00
e1059a9b15
Signed-off-by: Mariano Alvira <mar@devl.org>
56 lines
2.0 KiB
C
56 lines
2.0 KiB
C
#define MBAR_GPIO 0x80000000
|
|
#define GPIO_PAD_DIR0 0x80000000
|
|
#define GPIO_DATA0 0x80000008
|
|
#define UART1_DATA 0x80005008
|
|
#define DELAY 400000
|
|
|
|
#include "embedded_types.h"
|
|
#include "utils.h"
|
|
#include "timer.h"
|
|
#include "led.h"
|
|
|
|
#define LED LED_YELLOW
|
|
|
|
__attribute__ ((section ("startup")))
|
|
void main(void) {
|
|
|
|
/* pin direction */
|
|
reg32(GPIO_PAD_DIR0) = LED;
|
|
|
|
/* timer setup */
|
|
/* CTRL */
|
|
#define COUNT_MODE 1 /* use rising edge of primary source */
|
|
#define PRIME_SRC 0xf /* Perip. clock with 128 prescale (for 24Mhz = 187500Hz)*/
|
|
#define SEC_SRC 0 /* don't need this */
|
|
#define ONCE 0 /* keep counting */
|
|
#define LEN 1 /* count until compare then reload with value in LOAD */
|
|
#define DIR 0 /* count up */
|
|
#define CO_INIT 0 /* other counters cannot force a re-initialization of this counter */
|
|
#define OUT_MODE 0 /* OFLAG is asserted while counter is active */
|
|
|
|
reg16(TMR_ENBL) = 0; /* tmrs reset to enabled */
|
|
reg16(TMR0_SCTRL) = 0;
|
|
reg16(TMR0_LOAD) = 0; /* reload to zero */
|
|
reg16(TMR0_COMP_UP) = 18750; /* trigger a reload at the end */
|
|
reg16(TMR0_CMPLD1) = 18750; /* compare 1 triggered reload level, 10HZ maybe? */
|
|
reg16(TMR0_CNTR) = 0; /* reset count register */
|
|
reg16(TMR0_CTRL) = (COUNT_MODE<<13) | (PRIME_SRC<<9) | (SEC_SRC<<7) | (ONCE<<6) | (LEN<<5) | (DIR<<4) | (CO_INIT<<3) | (OUT_MODE);
|
|
reg16(TMR_ENBL) = 0xf; /* enable all the timers --- why not? */
|
|
|
|
while(1) {
|
|
|
|
/* blink on */
|
|
reg32(GPIO_DATA0) = LED;
|
|
|
|
while((reg16(TMR0_SCTRL)>>15) == 0) { continue; }
|
|
reg16(TMR0_SCTRL) = 0; /*clear bit 15, and all the others --- should be ok, but clearly not "the right thing to do" */
|
|
|
|
/* blink off */
|
|
reg32(GPIO_DATA0) = 0x00000000;
|
|
|
|
while((reg16(TMR0_SCTRL)>>15) == 0) { continue; }
|
|
reg16(TMR0_SCTRL) = 0; /*clear bit 15, and all the others --- should be ok, but clearly not "the right thing to do" */
|
|
|
|
};
|
|
}
|