2018-04-28 01:24:57 +00:00
|
|
|
;================================
|
|
|
|
;================================
|
2018-05-24 03:49:18 +00:00
|
|
|
; mockingboard KR4 interrupt handler
|
2018-04-28 01:24:57 +00:00
|
|
|
;================================
|
|
|
|
;================================
|
|
|
|
; On Apple II/6502 the interrupt handler jumps to address in 0xfffe
|
|
|
|
; This is in the ROM, which saves the registers
|
|
|
|
; on older IIe it saved A to $45 (which could mess with DISK II)
|
|
|
|
; newer IIe doesn't do that.
|
|
|
|
; It then calculates if it is a BRK or not (which trashes A)
|
|
|
|
; Then it sets up the stack like an interrupt and calls 0x3fe
|
|
|
|
|
|
|
|
interrupt_handler:
|
2018-09-04 16:16:24 +00:00
|
|
|
; pha ; save A ; 3
|
|
|
|
txa
|
|
|
|
pha
|
|
|
|
tya
|
|
|
|
pha
|
2018-04-28 01:24:57 +00:00
|
|
|
; Should we save X and Y too?
|
|
|
|
|
|
|
|
; inc $0404 ; debug (flashes char onscreen)
|
|
|
|
|
|
|
|
bit $C404 ; clear 6522 interrupt by reading T1C-L ; 4
|
|
|
|
|
|
|
|
|
|
|
|
lda DONE_PLAYING ; 3
|
|
|
|
beq mb_play_music ; if song done, don't play music ; 3/2nt
|
2018-05-22 03:46:47 +00:00
|
|
|
jmp exit_interrupt ; 3
|
2018-04-28 01:24:57 +00:00
|
|
|
;============
|
|
|
|
; 13
|
|
|
|
|
|
|
|
mb_play_music:
|
|
|
|
|
|
|
|
|
|
|
|
;======================================
|
|
|
|
; Write frames to Mockingboard
|
|
|
|
;======================================
|
|
|
|
; actually plays frame loaded at end of
|
|
|
|
; last interrupt, so 20ms behind?
|
|
|
|
|
|
|
|
mb_write_frame:
|
|
|
|
|
|
|
|
|
|
|
|
ldx #0 ; set up reg count ; 2
|
|
|
|
;============
|
|
|
|
; 2
|
|
|
|
|
|
|
|
;==================================
|
|
|
|
; loop through the 14 registers
|
|
|
|
; reading the value, then write out
|
|
|
|
;==================================
|
2018-05-24 03:49:18 +00:00
|
|
|
|
|
|
|
; This is actually a KRW4 player
|
|
|
|
; plays 4 channels, right is 123, left is 143
|
|
|
|
; used for converted MOD files
|
|
|
|
; To save space also no envelope support
|
2018-04-28 01:24:57 +00:00
|
|
|
|
|
|
|
mb_write_loop:
|
|
|
|
lda REGISTER_DUMP,X ; load register value ; 4
|
|
|
|
cmp REGISTER_OLD,X ; compare with old values ; 4
|
2018-06-05 19:31:34 +00:00
|
|
|
beq mb_no_write_left ; 3/2nt
|
2018-04-28 01:24:57 +00:00
|
|
|
|
|
|
|
; address
|
|
|
|
stx MOCK_6522_ORA1 ; put address on PA1 ; 4
|
|
|
|
lda #MOCK_AY_LATCH_ADDR ; latch_address for PB1 ; 2
|
|
|
|
sta MOCK_6522_ORB1 ; latch_address on PB1 ; 4
|
|
|
|
lda #MOCK_AY_INACTIVE ; go inactive ; 2
|
|
|
|
sta MOCK_6522_ORB1 ; 4
|
|
|
|
|
|
|
|
; value
|
|
|
|
lda REGISTER_DUMP,X ; load register value ; 4
|
|
|
|
sta MOCK_6522_ORA1 ; put value on PA1 ; 4
|
|
|
|
lda #MOCK_AY_WRITE ; ; 2
|
|
|
|
sta MOCK_6522_ORB1 ; write on PB1 ; 4
|
|
|
|
lda #MOCK_AY_INACTIVE ; go inactive ; 2
|
|
|
|
sta MOCK_6522_ORB1 ; 4
|
2018-05-24 03:49:18 +00:00
|
|
|
|
|
|
|
mb_no_write_left:
|
|
|
|
|
|
|
|
lda REGISTER_DUMP2,X; load register value ; 4
|
|
|
|
cmp REGISTER_OLD2,X ; compare with old values ; 4
|
|
|
|
beq mb_no_write_right ; 3/2nt
|
|
|
|
|
|
|
|
; address
|
|
|
|
stx MOCK_6522_ORA2 ; put address on PA2 ; 4
|
|
|
|
lda #MOCK_AY_LATCH_ADDR ; latch_address for PB1 ; 2
|
|
|
|
sta MOCK_6522_ORB2 ; latch_address on PB2 ; 4
|
|
|
|
lda #MOCK_AY_INACTIVE ; go inactive ; 2
|
2018-04-28 01:24:57 +00:00
|
|
|
sta MOCK_6522_ORB2 ; 4
|
|
|
|
|
2018-05-24 03:49:18 +00:00
|
|
|
; value
|
|
|
|
lda REGISTER_DUMP2,X ; load register value ; 4
|
|
|
|
sta MOCK_6522_ORA2 ; put value on PA2 ; 4
|
|
|
|
lda #MOCK_AY_WRITE ; ; 2
|
|
|
|
sta MOCK_6522_ORB2 ; write on PB2 ; 4
|
|
|
|
lda #MOCK_AY_INACTIVE ; go inactive ; 2
|
|
|
|
sta MOCK_6522_ORB2 ; 4
|
|
|
|
|
|
|
|
mb_no_write_right:
|
2018-04-28 01:24:57 +00:00
|
|
|
inx ; point to next register ; 2
|
2018-06-05 19:31:34 +00:00
|
|
|
cpx #12 ; if 12 we're done ; 2
|
2018-04-28 01:24:57 +00:00
|
|
|
bmi mb_write_loop ; otherwise, loop ; 3/2nt
|
|
|
|
|
|
|
|
|
|
|
|
;=====================================
|
|
|
|
; Copy registers to old
|
|
|
|
;=====================================
|
|
|
|
ldx #13 ; 2
|
|
|
|
mb_reg_copy:
|
|
|
|
lda REGISTER_DUMP,X ; load register value ; 4
|
|
|
|
sta REGISTER_OLD,X ; compare with old values ; 4
|
2018-05-24 03:49:18 +00:00
|
|
|
lda REGISTER_DUMP2,X; load register value ; 4
|
|
|
|
sta REGISTER_OLD2,X ; compare with old values ; 4
|
2018-04-28 01:24:57 +00:00
|
|
|
dex ; 2
|
|
|
|
bpl mb_reg_copy ; 2nt/3
|
|
|
|
|
|
|
|
;===================================
|
|
|
|
; Load all 14 registers in advance
|
|
|
|
;===================================
|
|
|
|
; note, assuming not cross page boundary, not any slower
|
|
|
|
; then loading from zero page?
|
|
|
|
|
|
|
|
mb_load_values:
|
|
|
|
|
|
|
|
ldx #0 ; set up reg count ; 2
|
|
|
|
ldy MB_CHUNK_OFFSET ; get chunk offset ; 3
|
|
|
|
;=============
|
|
|
|
; 5
|
|
|
|
|
|
|
|
mb_load_loop:
|
|
|
|
lda (INL),y ; load register value ; 5
|
2018-05-24 03:49:18 +00:00
|
|
|
|
|
|
|
cpx #11
|
|
|
|
bne mb_load12
|
|
|
|
mb_load11:
|
|
|
|
sta REGISTER_DUMP2+2
|
|
|
|
jmp mb_done_load
|
|
|
|
mb_load12:
|
|
|
|
cpx #12
|
|
|
|
bne mb_load13
|
|
|
|
sta REGISTER_DUMP2+3
|
|
|
|
jmp mb_done_load
|
|
|
|
mb_load13:
|
2018-06-05 19:31:34 +00:00
|
|
|
cpx #13
|
2018-05-24 03:49:18 +00:00
|
|
|
bne mb_regular_load
|
|
|
|
sta REGISTER_DUMP2+9
|
|
|
|
jmp mb_done_load
|
|
|
|
mb_regular_load:
|
2018-04-28 01:24:57 +00:00
|
|
|
sta REGISTER_DUMP,X ; 4
|
2018-05-24 03:49:18 +00:00
|
|
|
sta REGISTER_DUMP2,X
|
|
|
|
|
|
|
|
mb_done_load:
|
|
|
|
|
|
|
|
|
2018-04-28 01:24:57 +00:00
|
|
|
;====================
|
|
|
|
; point to next page
|
|
|
|
;====================
|
|
|
|
|
|
|
|
clc ; point to next interleaved ; 2
|
|
|
|
lda INH ; page by adding CHUNKSIZE (3/1); 3
|
|
|
|
adc CHUNKSIZE ; 3
|
|
|
|
sta INH ; 3
|
|
|
|
|
|
|
|
inx ; point to next register ; 2
|
|
|
|
cpx #14 ; if 14 we're done ; 2
|
|
|
|
bmi mb_load_loop ; otherwise, loop ; 3/2nt
|
|
|
|
;============
|
|
|
|
; 18
|
|
|
|
|
|
|
|
;=========================================
|
|
|
|
; if A_COARSE_TONE is $ff then we are done
|
|
|
|
|
|
|
|
lda A_COARSE_TONE ; 3
|
|
|
|
bpl mb_not_done ; 3/2nt
|
|
|
|
|
2018-05-24 15:59:07 +00:00
|
|
|
|
|
|
|
quiet_exit:
|
2018-04-28 01:24:57 +00:00
|
|
|
lda #1 ; set done playing ; 2
|
2018-05-24 15:59:07 +00:00
|
|
|
sta DONE_PLAYING
|
|
|
|
jsr clear_ay_both
|
|
|
|
|
|
|
|
;=====================================
|
|
|
|
; clear register area
|
|
|
|
;=====================================
|
|
|
|
ldx #13 ; 2
|
|
|
|
lda #0 ; 2
|
|
|
|
mb_clear_reg:
|
|
|
|
sta REGISTER_DUMP,X ; clear register value ; 4
|
|
|
|
sta REGISTER_OLD,X ; clear old values ; 4
|
|
|
|
dex ; 2
|
|
|
|
bpl mb_clear_reg ; 2nt/3
|
|
|
|
|
|
|
|
jmp exit_interrupt
|
2018-04-28 01:24:57 +00:00
|
|
|
|
|
|
|
mb_not_done:
|
|
|
|
|
|
|
|
;==============================================
|
|
|
|
; incremement offset. If 0 move to next chunk
|
|
|
|
;==============================================
|
|
|
|
|
|
|
|
increment_offset:
|
|
|
|
|
|
|
|
inc MB_CHUNK_OFFSET ; increment offset ; 5
|
|
|
|
bne back_to_first_reg ; if not zero, done ; 3/2nt
|
|
|
|
|
|
|
|
|
|
|
|
;=====================
|
|
|
|
; move to next state
|
|
|
|
;=====================
|
|
|
|
|
|
|
|
clc
|
|
|
|
rol DECODER_STATE ; next state ; 5
|
|
|
|
; 20 -> 40 -> 80 -> c+00
|
|
|
|
bcs wraparound_to_a ; 3/2nt
|
|
|
|
|
|
|
|
bit DECODER_STATE ;bit7->N bit6->V
|
|
|
|
bvs back_to_first_reg ; do nothing on B ; 3/2nt
|
|
|
|
|
|
|
|
start_c:
|
|
|
|
lda #1
|
|
|
|
sta CHUNKSIZE
|
|
|
|
|
|
|
|
; setup next three chunks of song
|
|
|
|
|
|
|
|
lda #1 ; start decompressing
|
|
|
|
sta DECOMPRESS_TIME ; outside of handler
|
|
|
|
|
|
|
|
jmp back_to_first_reg
|
|
|
|
|
|
|
|
wraparound_to_a:
|
|
|
|
lda #$3
|
|
|
|
sta CHUNKSIZE
|
|
|
|
lda #$20
|
|
|
|
sta DECODER_STATE
|
|
|
|
sta COPY_TIME ; start copying
|
|
|
|
|
|
|
|
lda DECOMPRESS_TIME
|
|
|
|
beq blah
|
|
|
|
lda #1
|
|
|
|
sta DECODE_ERROR
|
|
|
|
blah:
|
|
|
|
;==============================
|
|
|
|
; After 14th reg, reset back to
|
|
|
|
; read R0 data
|
|
|
|
;==============================
|
|
|
|
|
|
|
|
back_to_first_reg:
|
|
|
|
lda #0 ; 2
|
|
|
|
bit DECODER_STATE ; 3
|
|
|
|
bmi back_to_first_reg_c ; 2nt/3
|
|
|
|
bvc back_to_first_reg_a ; 2nt/3
|
|
|
|
|
|
|
|
back_to_first_reg_b:
|
|
|
|
lda #$1 ; offset by 1
|
|
|
|
|
|
|
|
back_to_first_reg_a:
|
|
|
|
clc ; 2
|
|
|
|
adc #>UNPACK_BUFFER ; in proper chunk 1 or 2 ; 2
|
|
|
|
|
|
|
|
jmp update_r0_pointer ; 3
|
|
|
|
|
|
|
|
back_to_first_reg_c:
|
|
|
|
lda #>(UNPACK_BUFFER+$2A00) ; in linear C area ; 2
|
|
|
|
|
|
|
|
update_r0_pointer:
|
|
|
|
sta INH ; update r0 pointer ; 3
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
;=================================
|
|
|
|
; Finally done with this interrupt
|
|
|
|
;=================================
|
|
|
|
|
|
|
|
done_interrupt:
|
|
|
|
|
|
|
|
;=====================
|
2018-05-22 16:02:18 +00:00
|
|
|
; Increment Frame Count
|
|
|
|
; OK if this wraps
|
2018-04-28 01:24:57 +00:00
|
|
|
;=====================
|
2018-05-21 18:32:12 +00:00
|
|
|
inc FRAME_COUNT ; 5
|
|
|
|
ldy #$0
|
2018-04-28 01:24:57 +00:00
|
|
|
|
2018-05-24 13:48:48 +00:00
|
|
|
|
2018-05-22 16:02:18 +00:00
|
|
|
;=====================
|
2018-05-24 13:48:48 +00:00
|
|
|
; print lyrics
|
2018-05-22 16:02:18 +00:00
|
|
|
;=====================
|
|
|
|
|
2018-05-24 13:48:48 +00:00
|
|
|
jsr display_lyrics
|
2018-05-22 16:02:18 +00:00
|
|
|
|
2018-04-28 01:24:57 +00:00
|
|
|
exit_interrupt:
|
|
|
|
|
|
|
|
pla ; restore a ; 4
|
2018-09-04 16:16:24 +00:00
|
|
|
tay
|
|
|
|
pla
|
|
|
|
tax
|
|
|
|
|
|
|
|
lda $45 ; restore A saved by firmware
|
|
|
|
; needed on older (pre-enhanced IIe)
|
2018-04-28 01:24:57 +00:00
|
|
|
|
|
|
|
rti ; return from interrupt ; 6
|
|
|
|
|
|
|
|
;============
|
|
|
|
; typical
|
|
|
|
; ???? cycles
|
|
|
|
|
|
|
|
|
|
|
|
REGISTER_OLD:
|
|
|
|
.byte 0,0,0,0,0,0,0,0,0,0,0,0,0,0
|
2018-05-24 03:49:18 +00:00
|
|
|
|
|
|
|
REGISTER_OLD2:
|
|
|
|
.byte 0,0,0,0,0,0,0,0,0,0,0,0,0,0
|