Apple-2-SW/prog8
1
0
Fork 0
mirror of https://github.com/irmen/prog8.git synced 2025-09-27 07:17:01 +00:00
Code Issues Projects Releases Wiki Activity

fix broken optimization for wordvar - value expressions

Browse Source
This commit is contained in:
Irmen de Jong
2025-09-09 07:18:18 +02:00
parent d4c460072b
commit ced4c5944a
6 changed files with 40 additions and 35 deletions
Download Patch File Download Diff File Expand all files Collapse all files

14
codeGenCpu6502/src/prog8/codegen/cpu6502/assignment/AssignmentAsmGen.kt
View File

@@ -1438,10 +1438,9 @@ internal class AssignmentAsmGen(
} else if(dt.isWord || dt.isPointer) { } else if(dt.isWord || dt.isPointer) {
fun doAddOrSubWordExpr() { fun doAddOrSubWordExpr() {
if(expr.left is PtIdentifier) { if(expr.operator=="+" && expr.left.type.isWord && expr.left is PtIdentifier) {
val symname = asmgen.asmVariableName(expr.left as PtIdentifier) val symname = asmgen.asmVariableName(expr.left as PtIdentifier)
assignExpressionToRegister(expr.right, RegisterOrPair.AY, dt.isSigned) assignExpressionToRegister(expr.right, RegisterOrPair.AY, expr.right.type.isSigned)
if(expr.operator=="+")
asmgen.out(""" asmgen.out("""
clc clc
adc $symname adc $symname
@@ -1450,7 +1449,10 @@ internal class AssignmentAsmGen(
adc $symname+1 adc $symname+1
tay tay
txa""") txa""")
else }
else if(expr.operator=="-" && expr.right.type.isWord && expr.right is PtIdentifier) {
val symname = asmgen.asmVariableName(expr.right as PtIdentifier)
assignExpressionToRegister(expr.left, RegisterOrPair.AY, expr.left.type.isSigned)
asmgen.out(""" asmgen.out("""
sec sec
sbc $symname sbc $symname
@@ -1603,7 +1605,7 @@ internal class AssignmentAsmGen(
if(right.type.isSigned) { if(right.type.isSigned) {
// we need to sign extend, do this via temporary word variable // we need to sign extend, do this via temporary word variable
asmgen.assignExpressionToVariable(right, "P8ZP_SCRATCH_W1", DataType.WORD) asmgen.assignExpressionToVariable(right, "P8ZP_SCRATCH_W1", DataType.WORD)
assignExpressionToRegister(left, RegisterOrPair.AY, dt.isSigned) assignExpressionToRegister(left, RegisterOrPair.AY, left.type.isSigned)
if(expr.operator=="+") { if(expr.operator=="+") {
asmgen.out(""" asmgen.out("""
clc clc
@@ -1624,7 +1626,7 @@ internal class AssignmentAsmGen(
txa""") txa""")
} }
} else { } else {
assignExpressionToRegister(left, RegisterOrPair.AY, dt.isSigned) assignExpressionToRegister(left, RegisterOrPair.AY, left.type.isSigned)
val castedSymname = asmgen.asmVariableName(castedValue) val castedSymname = asmgen.asmVariableName(castedValue)
if (expr.operator == "+") if (expr.operator == "+")
asmgen.out(""" asmgen.out("""

3
docs/source/todo.rst
View File

@@ -1,8 +1,7 @@
TODO TODO
==== ====
SIZE REGRESSION: rockrunner is a bit larger than with 11.4.1 SIZE REGRESSION: rockrunner is a few dozen bytes larger than with 11.4.1
BUG: rockrunner level exit sound doesn't play anymore (11.4.1 was still ok) (can test with demo and warp)
not all source lines are correctly reported in the IR file, not all source lines are correctly reported in the IR file,

16
examples/test.p8
View File

@@ -1,10 +1,14 @@
main { %import textio
struct element { %zeropage basicsafe
word y
}
main {
sub start() { sub start() {
^^element zp_element = 20000 uword @shared z = 100
zp_element.y = cx16.r0L as byte ubyte @shared x = 200
for x in 15 downto 1 {
txt.print_uw(x*$0002-z) ; TODO fix 6502 optimization bug
txt.nl()
}
} }
} }

2
simpleAst/src/prog8/code/optimize/Optimizer.kt
View File

@@ -111,7 +111,7 @@ private fun optimizeBinaryExpressions(program: PtProgram, options: CompilationOp
val typecast=node.left as? PtTypeCast val typecast=node.left as? PtTypeCast
if(typecast!=null && typecast.type.isWord && typecast.value is PtIdentifier) { if(typecast!=null && typecast.type.isWord && typecast.value is PtIdentifier) {
val addition = node.parent as? PtBinaryExpression val addition = node.parent as? PtBinaryExpression
if(addition!=null && (addition.operator=="+" || addition.operator=="-") && addition.type.isWord) { if(addition!=null && addition.operator=="+" && addition.type.isWord) {
// word + (byte<<1 as uword) (== word + byte*2) --> (word + (byte as word)) + (byte as word) // word + (byte<<1 as uword) (== word + byte*2) --> (word + (byte as word)) + (byte as word)
val parent = addition.parent val parent = addition.parent
val index = parent.children.indexOf(addition) val index = parent.children.indexOf(addition)