2017-02-12 19:53:47 +00:00
|
|
|
Inventory of zeros of 5 bytes or more in the IIc Plus ROM
|
|
|
|
|
|
|
|
|
|
Main Bank
|
|
|
|
|
C1FB - 5 bytes
|
2017-12-11 02:01:37 +00:00
|
|
|
C4EE - 12 bytes - delete key fix
|
2017-02-12 19:53:47 +00:00
|
|
|
C5F3 - 5 bytes
|
2017-12-11 02:01:37 +00:00
|
|
|
C6FB - 5 bytes - but Disk II ID here at C6FF
|
|
|
|
|
C9A1 - 9 bytes - beep merlin fix part 2
|
2017-02-15 17:38:59 +00:00
|
|
|
CFF9 - 7 bytes - ROM 5X switcher
|
|
|
|
|
|
|
|
|
|
Aux Bank
|
2017-02-12 19:53:47 +00:00
|
|
|
C572 - 8 bytes
|
2017-12-11 02:01:37 +00:00
|
|
|
C7FC - 7 bytes - ROM 5X dispatch jump at $C7FF
|
2017-02-12 19:53:47 +00:00
|
|
|
CE00 - 512 bytes not usable (MIG space)
|
2017-03-19 06:34:25 +00:00
|
|
|
D3B5 - 75 bytes - Accelerator menu text
|
2017-02-15 17:38:59 +00:00
|
|
|
D516 - 234 bytes - ROM 5X boot
|
|
|
|
|
D6CE - 306 bytes - ROM 5X misc routines
|
|
|
|
|
DB63 - 157 bytes - ROM 5X reset
|
2017-02-15 07:13:05 +00:00
|
|
|
DE00 - 512 bytes not usable (second view of MIG)
|
2017-02-12 19:53:47 +00:00
|
|
|
F72D - 16 bytes not usable (some kind of data table)
|
|
|
|
|
F7ED - 19 bytes
|
2017-02-15 17:38:59 +00:00
|
|
|
FB3C - 196 bytes - FBE2 ROM 5X dispatch
|
|
|
|
|
- Future: classic beep
|
2017-02-12 19:53:47 +00:00
|
|
|
FC3C - 12 bytes
|
2017-03-19 06:34:25 +00:00
|
|
|
FCC9 - 55 bytes - Accelerator speeds table
|
2017-02-15 17:38:59 +00:00
|
|
|
FE96 - 352 bytes - but reserve 65816 vectors
|
2017-03-19 06:34:25 +00:00
|
|
|
- Accelerator enhancements
|
2017-02-12 19:53:47 +00:00
|
|
|
|
2017-03-17 16:06:30 +00:00
|
|
|
Other potential usable space:
|
|
|
|
|
Aux Bank
|
|
|
|
|
D249-D32B - 227 bytes
|
|
|
|
|
This is the ROM checksum diagnostic, and we currently patch around it
|
|
|
|
|
because it fails with the ROM 5X patches in place, for obvious reasons.
|
|
|
|
|
We could fix the checksum, or reclaim the space.
|
|
|
|
|
To patch around it in a reclaimable fashion, a the JSR instruction at
|
|
|
|
|
C53D and the following carry check and JSR must be patched out, easiest
|
|
|
|
|
by placing BRA C555 at C53D.
|
|
|
|
|
|
