Apple-2-Tools/apple2ix
1
0
Fork 0
mirror of https://github.com/mauiaaron/apple2.git synced 2025-01-10 23:29:43 +00:00
Code Issues Projects Releases Wiki Activity

initialize test RNG and misc tweaks

Browse Source
This commit is contained in:
Aaron Culliney 2014-03-15 20:54:02 -07:00
parent 306d0e7d22
commit fea157cdf6
1 changed files with 12 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
src/test/testcpu.c
View File

@ -1154,7 +1154,7 @@ TEST test_BCC(int8_t off, bool flag, uint16_t addrs) {
ASSERT(cpu65_debug.ea == addrs+1);
ASSERT(cpu65_debug.d == 0xff);
ASSERT(cpu65_debug.rw == 0);
ASSERT(cpu65_debug.rw == RW_NONE);
ASSERT(cpu65_debug.opcode == 0x90);
ASSERT(cpu65_debug.opcycles == cycle_count);
@ -1200,7 +1200,7 @@ TEST test_BCS(int8_t off, bool flag, uint16_t addrs) {
ASSERT(cpu65_debug.ea == addrs+1);
ASSERT(cpu65_debug.d == 0xff);
ASSERT(cpu65_debug.rw == 0);
ASSERT(cpu65_debug.rw == RW_NONE);
ASSERT(cpu65_debug.opcode == 0xB0);
ASSERT(cpu65_debug.opcycles == cycle_count);
@ -1246,7 +1246,7 @@ TEST test_BEQ(int8_t off, bool flag, uint16_t addrs) {
ASSERT(cpu65_debug.ea == addrs+1);
ASSERT(cpu65_debug.d == 0xff);
ASSERT(cpu65_debug.rw == 0);
ASSERT(cpu65_debug.rw == RW_NONE);
ASSERT(cpu65_debug.opcode == 0xF0);
ASSERT(cpu65_debug.opcycles == cycle_count);
@ -1292,7 +1292,7 @@ TEST test_BNE(int8_t off, bool flag, uint16_t addrs) {
ASSERT(cpu65_debug.ea == addrs+1);
ASSERT(cpu65_debug.d == 0xff);
ASSERT(cpu65_debug.rw == 0);
ASSERT(cpu65_debug.rw == RW_NONE);
ASSERT(cpu65_debug.opcode == 0xD0);
ASSERT(cpu65_debug.opcycles == cycle_count);
@ -1338,7 +1338,7 @@ TEST test_BMI(int8_t off, bool flag, uint16_t addrs) {
ASSERT(cpu65_debug.ea == addrs+1);
ASSERT(cpu65_debug.d == 0xff);
ASSERT(cpu65_debug.rw == 0);
ASSERT(cpu65_debug.rw == RW_NONE);
ASSERT(cpu65_debug.opcode == 0x30);
ASSERT(cpu65_debug.opcycles == cycle_count);
@ -1384,7 +1384,7 @@ TEST test_BPL(int8_t off, bool flag, uint16_t addrs) {
ASSERT(cpu65_debug.ea == addrs+1);
ASSERT(cpu65_debug.d == 0xff);
ASSERT(cpu65_debug.rw == 0);
ASSERT(cpu65_debug.rw == RW_NONE);
ASSERT(cpu65_debug.opcode == 0x10);
ASSERT(cpu65_debug.opcycles == cycle_count);
@ -1424,7 +1424,7 @@ TEST test_BRA(int8_t off, bool flag, uint16_t addrs) {
ASSERT(cpu65_debug.ea == addrs+1);
ASSERT(cpu65_debug.d == 0xff);
ASSERT(cpu65_debug.rw == 0);
ASSERT(cpu65_debug.rw == RW_NONE);
ASSERT(cpu65_debug.opcode == 0x80);
ASSERT(cpu65_debug.opcycles == cycle_count);
@ -1470,7 +1470,7 @@ TEST test_BVC(int8_t off, bool flag, uint16_t addrs) {
ASSERT(cpu65_debug.ea == addrs+1);
ASSERT(cpu65_debug.d == 0xff);
ASSERT(cpu65_debug.rw == 0);
ASSERT(cpu65_debug.rw == RW_NONE);
ASSERT(cpu65_debug.opcode == 0x50);
ASSERT(cpu65_debug.opcycles == cycle_count);
@ -1516,7 +1516,7 @@ TEST test_BVS(int8_t off, bool flag, uint16_t addrs) {
ASSERT(cpu65_debug.ea == addrs+1);
ASSERT(cpu65_debug.d == 0xff);
ASSERT(cpu65_debug.rw == 0);
ASSERT(cpu65_debug.rw == RW_NONE);
ASSERT(cpu65_debug.opcode == 0x70);
ASSERT(cpu65_debug.opcycles == cycle_count);
@ -4356,7 +4356,7 @@ TEST test_LSR_acc(uint8_t regA) {
ASSERT(cpu65_debug.ea == TEST_LOC);
ASSERT(cpu65_debug.d == 0xff);
ASSERT(cpu65_debug.rw == 0);
ASSERT(cpu65_debug.rw == RW_NONE);
ASSERT(cpu65_debug.opcode == 0x4a);
ASSERT(cpu65_debug.opcycles == (2));
@ -5381,6 +5381,8 @@ static test_func_t *test_funcs = NULL;
GREATEST_SUITE(test_suite_cpu) {
srandom(time(NULL));
GREATEST_SET_SETUP_CB(testcpu_setup, NULL);
GREATEST_SET_TEARDOWN_CB(testcpu_teardown, NULL);
GREATEST_SET_BREAKPOINT_CB(testcpu_breakpoint, NULL);