izapple2/cardSaturn.go

126 lines
2.4 KiB
Go
Raw Normal View History

2020-10-03 21:38:26 +00:00
package izapple2
2019-05-17 07:54:49 +00:00
/*
RAM card with 128Kb. It's like 8 language cards.
See:
http://www.applelogic.org/files/SATURN128MAN.pdf
2019-05-17 07:54:49 +00:00
*/
2020-10-14 19:54:51 +00:00
// CardSaturn is a Saturn128 card
type CardSaturn struct {
2019-05-17 07:54:49 +00:00
cardBase
readState bool
2019-10-20 22:00:42 +00:00
writeState uint8
altBank bool
2019-10-20 22:00:42 +00:00
activeBlock uint8
2019-05-17 07:54:49 +00:00
}
2024-01-06 20:48:23 +00:00
func newCardSaturnBuilder() *cardBuilder {
return &cardBuilder{
name: "Saturn 128KB Ram Card",
description: "RAM card with 128Kb. It's like 8 language cards.",
buildFunc: func(params map[string]string) (Card, error) {
return &CardSaturn{}, nil
},
}
2020-10-14 19:54:51 +00:00
}
const (
saturnBlocks = 8
)
2020-10-14 19:54:51 +00:00
func (c *CardSaturn) assign(a *Apple2, slot int) {
2019-05-17 07:54:49 +00:00
c.readState = false
c.writeState = lcWriteEnabled
c.altBank = true
c.activeBlock = 0
a.mmu.initLanguageRAM(saturnBlocks)
2019-05-17 07:54:49 +00:00
2021-05-09 17:48:54 +00:00
// TODO: use addCardSoftSwitches()
2019-10-20 22:00:42 +00:00
for i := uint8(0x0); i <= 0xf; i++ {
2019-05-17 07:54:49 +00:00
iCopy := i
2022-08-05 17:43:17 +00:00
c.addCardSoftSwitchR(iCopy, func() uint8 {
c.ssAction(iCopy)
2019-05-17 07:54:49 +00:00
return 0
2019-10-20 22:00:42 +00:00
}, "SATURNR")
2022-08-05 17:43:17 +00:00
c.addCardSoftSwitchW(iCopy, func(uint8) {
c.ssAction(iCopy)
2019-10-20 22:00:42 +00:00
}, "SATURNW")
2019-05-17 07:54:49 +00:00
}
2019-05-18 14:43:51 +00:00
c.cardBase.assign(a, slot)
c.applyState()
2019-05-17 07:54:49 +00:00
}
2020-10-14 19:54:51 +00:00
func (c *CardSaturn) ssAction(ss uint8) {
2019-05-17 07:54:49 +00:00
switch ss {
case 0:
// RAM read, no writes
c.altBank = false
2019-05-17 07:54:49 +00:00
c.readState = true
c.writeState = lcWriteDisabled
case 1:
// ROM read, RAM write
c.altBank = false
2019-05-17 07:54:49 +00:00
c.readState = false
c.writeState++
case 2:
// ROM read, no writes
c.altBank = false
2019-05-17 07:54:49 +00:00
c.readState = false
c.writeState = lcWriteDisabled
case 3:
//RAM read, RAM write
c.altBank = false
2019-05-17 07:54:49 +00:00
c.readState = true
c.writeState++
case 4:
c.activeBlock = 0
case 5:
c.activeBlock = 1
case 6:
c.activeBlock = 2
case 7:
c.activeBlock = 3
case 8:
// RAM read, no writes
c.altBank = true
2019-05-17 07:54:49 +00:00
c.readState = true
c.writeState = lcWriteDisabled
case 9:
// ROM read, RAM write
c.altBank = true
2019-05-17 07:54:49 +00:00
c.readState = false
c.writeState++
case 10:
// ROM read, no writes
c.altBank = true
2019-05-17 07:54:49 +00:00
c.readState = false
c.writeState = lcWriteDisabled
case 11:
//RAM read, RAM write
c.altBank = true
2019-05-17 07:54:49 +00:00
c.readState = true
c.writeState++
case 12:
c.activeBlock = 4
2019-05-17 07:54:49 +00:00
case 13:
c.activeBlock = 5
2019-05-17 07:54:49 +00:00
case 14:
c.activeBlock = 6
2019-05-17 07:54:49 +00:00
case 15:
c.activeBlock = 7
2019-05-17 07:54:49 +00:00
}
if c.writeState > lcWriteEnabled {
c.writeState = lcWriteEnabled
}
c.applyState()
}
2020-10-14 19:54:51 +00:00
func (c *CardSaturn) applyState() {
c.a.mmu.setLanguageRAMActiveBlock(c.activeBlock)
c.a.mmu.setLanguageRAM(c.readState, c.writeState == lcWriteEnabled, c.altBank)
}