izapple2/execute.go

113 lines
3.0 KiB
Go
Raw Normal View History

2019-01-26 16:05:51 +00:00
package main
type state struct {
2019-01-26 17:57:03 +00:00
registers registers
memory memory
2019-01-26 16:05:51 +00:00
}
2019-01-26 17:57:03 +00:00
func step(s *state) {
2019-01-26 16:05:51 +00:00
}
const modeNone = -1
const modeImmediate = 0
const modeZeroPage = 1
2019-01-26 17:57:03 +00:00
const modeZeroPageX = 3
const modeZeroPageY = 6
2019-01-26 17:57:03 +00:00
const modeAbsolute = 2
2019-01-27 08:25:33 +00:00
const modeAbsoluteX = 4
const modeAbsoluteY = 5
const modeIndexedIndirectX = 7
const modeIndirectIndexedY = 8
2019-01-26 16:05:51 +00:00
2019-01-26 17:57:03 +00:00
// https://www.masswerk.at/6502/6502_instruction_set.html
2019-01-27 08:25:33 +00:00
func getWordInLine(line []uint8) uint16 {
return uint16(line[1]) + 0x100*uint16(line[2])
2019-01-26 17:57:03 +00:00
}
2019-01-26 16:05:51 +00:00
2019-01-27 08:25:33 +00:00
type opcode struct {
name string
bytes int
cycles int
mode int
reg int
action opFunc
2019-01-26 16:05:51 +00:00
}
2019-01-27 08:25:33 +00:00
type opFunc func(s *state, line []uint8, opcode opcode)
2019-01-26 16:05:51 +00:00
2019-01-27 08:25:33 +00:00
func opNOP(s *state, line []uint8, opcode opcode) {}
2019-01-26 17:57:03 +00:00
2019-01-27 08:25:33 +00:00
func opLDR(s *state, line []uint8, opcode opcode) {
2019-01-26 17:57:03 +00:00
var value uint8
2019-01-27 08:25:33 +00:00
switch opcode.mode {
2019-01-26 17:57:03 +00:00
case modeImmediate:
value = line[1]
case modeZeroPage:
address := line[1]
value = s.memory[address]
case modeZeroPageX:
2019-01-27 08:25:33 +00:00
address := line[1] + s.registers.getX()
2019-01-26 17:57:03 +00:00
value = s.memory[address]
case modeZeroPageY:
address := line[1] + s.registers.getY()
value = s.memory[address]
2019-01-26 17:57:03 +00:00
case modeAbsolute:
address := getWordInLine(line)
value = s.memory[address]
2019-01-27 08:25:33 +00:00
case modeAbsoluteX:
address := getWordInLine(line) + uint16(s.registers.getX())
value = s.memory[address]
case modeAbsoluteY:
address := getWordInLine(line) + uint16(s.registers.getY())
value = s.memory[address]
case modeIndexedIndirectX:
addressAddress := uint8(line[1] + s.registers.getX())
address := s.memory.getZeroPageWord(addressAddress)
value = s.memory[address]
case modeIndirectIndexedY:
address := s.memory.getZeroPageWord(line[1]) +
uint16(s.registers.getY())
value = s.memory[address]
2019-01-26 17:57:03 +00:00
}
2019-01-27 08:25:33 +00:00
s.registers.setRegister(opcode.reg, value)
// TODO: Update flags (N, Z)
2019-01-26 17:57:03 +00:00
}
var opcodes = [256]opcode{
0x00: opcode{"BRK", 1, 7, modeImmediate, regNone, opNOP},
2019-01-27 08:25:33 +00:00
0xA0: opcode{"LDY", 2, 2, modeImmediate, regY, opLDR},
0xA1: opcode{"LDX", 2, 6, modeIndexedIndirectX, regA, opLDR},
0xA2: opcode{"LDX", 2, 2, modeImmediate, regX, opLDR},
0xA4: opcode{"LDY", 2, 3, modeZeroPage, regY, opLDR},
2019-01-27 08:25:33 +00:00
0xA5: opcode{"LDA", 2, 3, modeZeroPage, regA, opLDR},
0xA6: opcode{"LDX", 2, 3, modeZeroPage, regX, opLDR},
2019-01-27 08:25:33 +00:00
0xA9: opcode{"LDA", 2, 2, modeImmediate, regA, opLDR},
0xAC: opcode{"LDY", 3, 4, modeAbsolute, regY, opLDR},
2019-01-27 08:25:33 +00:00
0xAD: opcode{"LDA", 3, 4, modeAbsolute, regA, opLDR},
0xAE: opcode{"LDX", 3, 4, modeAbsolute, regX, opLDR},
0xB1: opcode{"LDX", 2, 5, modeIndirectIndexedY, regA, opLDR}, // Extra cycles
0xB4: opcode{"LDY", 2, 4, modeZeroPageX, regY, opLDR},
0xB5: opcode{"LDA", 2, 4, modeZeroPageX, regA, opLDR},
0xB6: opcode{"LDX", 2, 4, modeZeroPageY, regX, opLDR},
2019-01-27 08:25:33 +00:00
0xB9: opcode{"LDA", 3, 4, modeAbsoluteY, regA, opLDR}, // Extra cycles
0xBC: opcode{"LDY", 3, 4, modeAbsoluteX, regY, opLDR}, // Extra cycles
2019-01-27 08:25:33 +00:00
0xBD: opcode{"LDA", 3, 4, modeAbsoluteX, regA, opLDR}, // Extra cycles
0xBE: opcode{"LDX", 3, 4, modeAbsoluteY, regX, opLDR}, // Extra cycles
2019-01-26 17:57:03 +00:00
}
func executeLine(s *state, line []uint8) {
opcode := opcodes[line[0]]
opcode.action(s, line, opcode)
}