Macintosh-HW/NuBusFPGA
1
0
Fork 0
mirror of https://github.com/rdolbeau/NuBusFPGA.git synced 2024-12-22 10:29:53 +00:00
Code Issues Projects Releases Wiki Activity

renames files to V1_2

Browse Source
This commit is contained in:
Romain Dolbeau 2022-11-01 15:31:34 +01:00
parent 4ab5382a2f
commit d3746505d0
3 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

0
nubus-to-ztex-gateware/nubus.py → nubus-to-ztex-gateware/nubus_V1_2.py
View File

0
nubus-to-ztex-gateware/nubus.v → nubus-to-ztex-gateware/nubus_V1_2.v
View File

3
nubus-to-ztex-gateware/nubus_to_fpga_soc.py
View File

@ -310,7 +310,8 @@ class NuBusFPGA(SoCCore):
self.bus.add_master(name="NuBusBridgeToWishbone", master=wishbone_master_sys)
self.submodules.nubus = nubus.NuBus(platform=platform, cd_nubus="nubus")
#self.submodules.nubus2wishbone = ClockDomainsRenamer("nubus")(NuBus2Wishbone(nubus=self.nubus,wb=self.wishbone_master_nubus))
self.comb += self.nubus.nubus_oe.eq(hold_reset) # improveme
if (version == "V1.2"):
self.comb += self.nubus.nubus_oe.eq(hold_reset) # improveme
nubus_writemaster_sys = wishbone.Interface(data_width=self.bus.data_width)
self.submodules.nubus2wishbone = NuBus2WishboneFIFO(platform=self.platform,nubus=self.nubus,wb_read=self.wishbone_master_nubus,wb_write=nubus_writemaster_sys)
self.bus.add_master(name="NuBusBridgeToWishboneWrite", master=nubus_writemaster_sys)