mirror of
https://github.com/rdolbeau/NuBusFPGA.git
synced 2024-12-22 10:29:53 +00:00
renames files to V1_2
This commit is contained in:
parent
4ab5382a2f
commit
d3746505d0
@ -310,6 +310,7 @@ class NuBusFPGA(SoCCore):
|
|||||||
self.bus.add_master(name="NuBusBridgeToWishbone", master=wishbone_master_sys)
|
self.bus.add_master(name="NuBusBridgeToWishbone", master=wishbone_master_sys)
|
||||||
self.submodules.nubus = nubus.NuBus(platform=platform, cd_nubus="nubus")
|
self.submodules.nubus = nubus.NuBus(platform=platform, cd_nubus="nubus")
|
||||||
#self.submodules.nubus2wishbone = ClockDomainsRenamer("nubus")(NuBus2Wishbone(nubus=self.nubus,wb=self.wishbone_master_nubus))
|
#self.submodules.nubus2wishbone = ClockDomainsRenamer("nubus")(NuBus2Wishbone(nubus=self.nubus,wb=self.wishbone_master_nubus))
|
||||||
|
if (version == "V1.2"):
|
||||||
self.comb += self.nubus.nubus_oe.eq(hold_reset) # improveme
|
self.comb += self.nubus.nubus_oe.eq(hold_reset) # improveme
|
||||||
nubus_writemaster_sys = wishbone.Interface(data_width=self.bus.data_width)
|
nubus_writemaster_sys = wishbone.Interface(data_width=self.bus.data_width)
|
||||||
self.submodules.nubus2wishbone = NuBus2WishboneFIFO(platform=self.platform,nubus=self.nubus,wb_read=self.wishbone_master_nubus,wb_write=nubus_writemaster_sys)
|
self.submodules.nubus2wishbone = NuBus2WishboneFIFO(platform=self.platform,nubus=self.nubus,wb_read=self.wishbone_master_nubus,wb_write=nubus_writemaster_sys)
|
||||||
|
Loading…
Reference in New Issue
Block a user