Macintosh-HW/Warp-LC
1
0
Fork 0
mirror of https://github.com/garrettsworkshop/Warp-LC.git synced 2024-06-02 00:41:43 +00:00
Code Issues Projects Releases Wiki Activity
54053a7eda
Warp-LC/fpga/WarpLC.syr
Zane Kaminski 54053a7eda Clock stuff
2021-10-29 18:01:44 -04:00

483 lines
22 KiB
Plaintext
Raw Blame History

Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
--> Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
--> Reading design: WarpLC.prj
TABLE OF CONTENTS
1) Synthesis Options Summary
2) HDL Parsing
3) HDL Elaboration
4) HDL Synthesis
4.1) HDL Synthesis Report
5) Advanced HDL Synthesis
5.1) Advanced HDL Synthesis Report
6) Low Level Synthesis
7) Partition Report
8) Design Summary
8.1) Primitive and Black Box Usage
8.2) Device utilization summary
8.3) Partition Resource Summary
8.4) Timing Report
8.4.1) Clock Information
8.4.2) Asynchronous Control Signals Information
8.4.3) Timing Summary
8.4.4) Timing Details
8.4.5) Cross Clock Domains Report
=========================================================================
* Synthesis Options Summary *
=========================================================================
---- Source Parameters
Input File Name : "WarpLC.prj"
Ignore Synthesis Constraint File : NO
---- Target Parameters
Output File Name : "WarpLC"
Output Format : NGC
Target Device : xc6slx9-2-ftg256
---- Source Options
Top Module Name : WarpLC
Automatic FSM Extraction : YES
FSM Encoding Algorithm : Auto
Safe Implementation : No
FSM Style : LUT
RAM Extraction : Yes
RAM Style : Auto
ROM Extraction : Yes
Shift Register Extraction : YES
ROM Style : Auto
Resource Sharing : YES
Asynchronous To Synchronous : NO
Shift Register Minimum Size : 2
Use DSP Block : Auto
Automatic Register Balancing : No
---- Target Options
LUT Combining : Auto
Reduce Control Sets : Auto
Add IO Buffers : YES
Global Maximum Fanout : 100000
Add Generic Clock Buffer(BUFG) : 16
Register Duplication : YES
Optimize Instantiated Primitives : NO
Use Clock Enable : Auto
Use Synchronous Set : Auto
Use Synchronous Reset : Auto
Pack IO Registers into IOBs : Auto
Equivalent register Removal : YES
---- General Options
Optimization Goal : Speed
Optimization Effort : 1
Power Reduction : NO
Keep Hierarchy : No
Netlist Hierarchy : As_Optimized
RTL Output : Yes
Global Optimization : AllClockNets
Read Cores : YES
Write Timing Constraints : NO
Cross Clock Analysis : NO
Hierarchy Separator : /
Bus Delimiter : <>
Case Specifier : Maintain
Slice Utilization Ratio : 100
BRAM Utilization Ratio : 100
DSP48 Utilization Ratio : 100
Auto BRAM Packing : NO
Slice Utilization Ratio Delta : 5
---- Other Options
Cores Search Directories : {"ipcore_dir" }
=========================================================================
=========================================================================
* HDL Parsing *
=========================================================================
Analyzing Verilog file "C:\Users\zanek\Documents\GitHub\Warp-LC\fpga\ipcore_dir\CLK.v" into library work
Parsing module <CLK>.
Analyzing Verilog file "C:\Users\zanek\Documents\GitHub\Warp-LC\fpga\CLKGEN.v" into library work
Parsing module <CLKGEN>.
Analyzing Verilog file "C:\Users\zanek\Documents\GitHub\Warp-LC\fpga\WarpLC.v" into library work
Parsing module <WarpLC>.
=========================================================================
* HDL Elaboration *
=========================================================================
Elaborating module <WarpLC>.
Elaborating module <CLKGEN>.
Elaborating module <CLK>.
Elaborating module <IBUFG>.
Elaborating module <BUFIO2FB(DIVIDE_BYPASS="TRUE")>.
Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="EXTERNAL",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=12,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=6,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKIN_PERIOD=30.0,REF_JITTER=0.008)>.
WARNING:HDLCompiler:1127 - "C:\Users\zanek\Documents\GitHub\Warp-LC\fpga\ipcore_dir\CLK.v" Line 128: Assignment to clkout1_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\zanek\Documents\GitHub\Warp-LC\fpga\ipcore_dir\CLK.v" Line 129: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\zanek\Documents\GitHub\Warp-LC\fpga\ipcore_dir\CLK.v" Line 130: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\zanek\Documents\GitHub\Warp-LC\fpga\ipcore_dir\CLK.v" Line 131: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\zanek\Documents\GitHub\Warp-LC\fpga\ipcore_dir\CLK.v" Line 132: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\zanek\Documents\GitHub\Warp-LC\fpga\ipcore_dir\CLK.v" Line 133: Assignment to locked_unused ignored, since the identifier is never used
Elaborating module <BUFG>.
Elaborating module <ODDR2>.
Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.
WARNING:HDLCompiler:1127 - "C:\Users\zanek\Documents\GitHub\Warp-LC\fpga\WarpLC.v" Line 84: Assignment to CPUCLKr ignored, since the identifier is never used
=========================================================================
* HDL Synthesis *
=========================================================================
Synthesizing Unit <WarpLC>.
Related source file is "C:\Users\zanek\Documents\GitHub\Warp-LC\fpga\WarpLC.v".
Set property "IOSTANDARD = LVCMOS33" for signal <FSB_A>.
Set property "IOBDELAY = NONE" for signal <FSB_A>.
Set property "IOSTANDARD = LVCMOS33" for signal <CPU_nAS>.
Set property "IOBDELAY = NONE" for signal <CPU_nAS>.
Set property "IOSTANDARD = LVCMOS33" for signal <INt>.
Set property "IOBDELAY = NONE" for signal <INt>.
Set property "IOB = FALSE" for signal <OUTt>.
Set property "IOSTANDARD = LVCMOS33" for signal <OUTt>.
Set property "DRIVE = 24" for signal <OUTt>.
Set property "SLEW = FAST" for signal <OUTt>.
Set property "IOSTANDARD = LVCMOS33" for signal <CPUCLK>.
Set property "DRIVE = 24" for signal <CPUCLK>.
Set property "SLEW = FAST" for signal <CPUCLK>.
Set property "IOSTANDARD = LVCMOS33" for signal <FPUCLK>.
Set property "DRIVE = 24" for signal <FPUCLK>.
Set property "SLEW = FAST" for signal <FPUCLK>.
Set property "IOSTANDARD = LVCMOS33" for signal <RAMCLK0>.
Set property "DRIVE = 24" for signal <RAMCLK0>.
Set property "SLEW = FAST" for signal <RAMCLK0>.
Set property "IOSTANDARD = LVCMOS33" for signal <RAMCLK1>.
Set property "DRIVE = 24" for signal <RAMCLK1>.
Set property "SLEW = FAST" for signal <RAMCLK1>.
Set property "IOSTANDARD = LVCMOS33" for signal <CPUCLKi>.
Set property "IOBDELAY = NONE" for signal <CPUCLKi>.
Set property "IOSTANDARD = LVCMOS33" for signal <CLKIN>.
Set property "IOBDELAY = NONE" for signal <CLKIN>.
Set property "IOSTANDARD = LVCMOS33" for signal <CLKFB_IN>.
Set property "IOBDELAY = NONE" for signal <CLKFB_IN>.
Set property "IOSTANDARD = LVCMOS33" for signal <CLKFB_OUT>.
Set property "DRIVE = 24" for signal <CLKFB_OUT>.
Set property "SLEW = FAST" for signal <CLKFB_OUT>.
INFO:Xst:3210 - "C:\Users\zanek\Documents\GitHub\Warp-LC\fpga\WarpLC.v" line 79: Output port <CPUCLKr> of the instance <CLKGEN_inst> is unconnected or connected to loadless signal.
Found 32-bit register for signal <AR>.
Found 1-bit register for signal <OUTt>.
Found 32-bit comparator equal for signal <FSB_A[31]_AR[31]_equal_2_o> created at line 92
Summary:
inferred 33 D-type flip-flop(s).
inferred 1 Comparator(s).
Unit <WarpLC> synthesized.
Synthesizing Unit <CLKGEN>.
Related source file is "C:\Users\zanek\Documents\GitHub\Warp-LC\fpga\CLKGEN.v".
Found 1-bit register for signal <CPUCLKr>.
Summary:
inferred 1 D-type flip-flop(s).
Unit <CLKGEN> synthesized.
Synthesizing Unit <CLK>.
Related source file is "C:\Users\zanek\Documents\GitHub\Warp-LC\fpga\ipcore_dir\CLK.v".
Summary:
no macro.
Unit <CLK> synthesized.
=========================================================================
HDL Synthesis Report
Macro Statistics
# Registers : 3
1-bit register : 2
32-bit register : 1
# Comparators : 1
32-bit comparator equal : 1
=========================================================================
=========================================================================
* Advanced HDL Synthesis *
=========================================================================
=========================================================================
Advanced HDL Synthesis Report
Macro Statistics
# Registers : 34
Flip-Flops : 34
# Comparators : 1
32-bit comparator equal : 1
=========================================================================
=========================================================================
* Low Level Synthesis *
=========================================================================
INFO:Xst:1901 - Instance pll_base_inst in unit pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
Optimizing unit <WarpLC> ...
Optimizing unit <CLK> ...
Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block WarpLC, actual ratio is 1.
Final Macro Processing ...
=========================================================================
Final Register Report
Macro Statistics
# Registers : 34
Flip-Flops : 34
=========================================================================
=========================================================================
* Partition Report *
=========================================================================
Partition Implementation Status
-------------------------------
No Partitions were found in this design.
-------------------------------
=========================================================================
* Design Summary *
=========================================================================
Top Level Output File Name : WarpLC.ngc
Primitive and Black Box Usage:
------------------------------
# BELS : 29
# GND : 1
# INV : 3
# LUT3 : 1
# LUT4 : 1
# LUT6 : 10
# MUXCY : 12
# VCC : 1
# FlipFlops/Latches : 39
# FD : 34
# ODDR2 : 5
# Clock Buffers : 2
# BUFG : 2
# IO Buffers : 43
# IBUF : 35
# IBUFG : 2
# OBUF : 6
# Others : 2
# BUFIO2FB : 1
# PLL_ADV : 1
Device utilization summary:
---------------------------
Selected Device : 6slx9ftg256-2
Slice Logic Utilization:
Number of Slice Registers: 39 out of 11440 0%
Number of Slice LUTs: 15 out of 5720 0%
Number used as Logic: 15 out of 5720 0%
Slice Logic Distribution:
Number of LUT Flip Flop pairs used: 52
Number with an unused Flip Flop: 13 out of 52 25%
Number with an unused LUT: 37 out of 52 71%
Number of fully used LUT-FF pairs: 2 out of 52 3%
Number of unique control sets: 1
IO Utilization:
Number of IOs: 43
Number of bonded IOBs: 43 out of 186 23%
Specific Feature Utilization:
Number of BUFG/BUFGCTRLs: 2 out of 16 12%
Number of PLL_ADVs: 1 out of 2 50%
---------------------------
Partition Resource Summary:
---------------------------
No Partitions were found in this design.
---------------------------
=========================================================================
Timing Report
NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
GENERATED AFTER PLACE-and-ROUTE.
Clock Information:
------------------
------------------------------------------------+------------------------+-------+
Clock Signal | Clock buffer(FF name) | Load |
------------------------------------------------+------------------------+-------+
CLKGEN_inst/instance_name/pll_base_inst/CLKOUT0 | BUFG | 42 |
CLKGEN_inst/instance_name/pll_base_inst/CLKFBOUT| BUFG | 2 |
------------------------------------------------+------------------------+-------+
Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design
Timing Summary:
---------------
Speed Grade: -2
Minimum period: 2.580ns (Maximum Frequency: 387.597MHz)
Minimum input arrival time before clock: 3.547ns
Maximum output required time after clock: 4.118ns
Maximum combinational path delay: 1.328ns
Timing Details:
---------------
All values displayed in nanoseconds (ns)
=========================================================================
Timing constraint: Default period analysis for Clock 'CLKGEN_inst/instance_name/pll_base_inst/CLKOUT0'
Clock period: 2.580ns (frequency: 387.597MHz)
Total number of paths / destination ports: 35 / 4
-------------------------------------------------------------------------
Delay: 1.290ns (Levels of Logic = 0)
Source: CLKGEN_inst/CPUCLKr (FF)
Destination: CLKGEN_inst/FPUCLK_inst (FF)
Source Clock: CLKGEN_inst/instance_name/pll_base_inst/CLKOUT0 rising
Destination Clock: CLKGEN_inst/instance_name/pll_base_inst/CLKOUT0 falling
Data Path: CLKGEN_inst/CPUCLKr to CLKGEN_inst/FPUCLK_inst
Gate Net
Cell:in->out fanout Delay Delay Logical Name (Net Name)
---------------------------------------- ------------
FD:C->Q 3 0.525 0.765 CLKGEN_inst/CPUCLKr (CLKGEN_inst/CPUCLKr)
ODDR2:D1 0.000 CLKGEN_inst/FPUCLK_inst
----------------------------------------
Total 1.290ns (0.525ns logic, 0.765ns route)
(40.7% logic, 59.3% route)
=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLKGEN_inst/instance_name/pll_base_inst/CLKOUT0'
Total number of paths / destination ports: 67 / 33
-------------------------------------------------------------------------
Offset: 3.547ns (Levels of Logic = 14)
Source: FSB_A<2> (PAD)
Destination: OUTt (FF)
Destination Clock: CLKGEN_inst/instance_name/pll_base_inst/CLKOUT0 rising
Data Path: FSB_A<2> to OUTt
Gate Net
Cell:in->out fanout Delay Delay Logical Name (Net Name)
---------------------------------------- ------------
IBUF:I->O 2 1.328 1.181 FSB_A_2_IBUF (FSB_A_2_IBUF)
LUT6:I0->O 1 0.254 0.000 Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<0> (Mcompar_FSB_A[31]_AR[31]_equal_2_o_lut<0>)
MUXCY:S->O 1 0.215 0.000 Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<0> (Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<0>)
MUXCY:CI->O 1 0.023 0.000 Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<1> (Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<1>)
MUXCY:CI->O 1 0.023 0.000 Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<2> (Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<2>)
MUXCY:CI->O 1 0.023 0.000 Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3> (Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<3>)
MUXCY:CI->O 1 0.023 0.000 Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<4> (Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<4>)
MUXCY:CI->O 1 0.023 0.000 Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<5> (Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<5>)
MUXCY:CI->O 1 0.023 0.000 Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<6> (Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<6>)
MUXCY:CI->O 1 0.023 0.000 Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7> (Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<7>)
MUXCY:CI->O 1 0.023 0.000 Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<8> (Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<8>)
MUXCY:CI->O 1 0.023 0.000 Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<9> (Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<9>)
MUXCY:CI->O 1 0.023 0.000 Mcompar_FSB_A[31]_AR[31]_equal_2_o_cy<10> (FSB_A[31]_AR[31]_equal_2_o)
MUXCY:CI->O 1 0.262 0.000 CPU_nAS_FSB_A[31]_AND_3_o1_cy (CPU_nAS_FSB_A[31]_AND_3_o)
FD:D 0.074 OUTt
----------------------------------------
Total 3.547ns (2.366ns logic, 1.181ns route)
(66.7% logic, 33.3% route)
=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLKGEN_inst/instance_name/pll_base_inst/CLKOUT0'
Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset: 4.118ns (Levels of Logic = 1)
Source: OUTt (FF)
Destination: OUTt (PAD)
Source Clock: CLKGEN_inst/instance_name/pll_base_inst/CLKOUT0 rising
Data Path: OUTt to OUTt
Gate Net
Cell:in->out fanout Delay Delay Logical Name (Net Name)
---------------------------------------- ------------
FD:C->Q 1 0.525 0.681 OUTt (OUTt_OBUF)
OBUF:I->O 2.912 OUTt_OBUF (OUTt)
----------------------------------------
Total 4.118ns (3.437ns logic, 0.681ns route)
(83.5% logic, 16.5% route)
=========================================================================
Timing constraint: Default path analysis
Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay: 1.328ns (Levels of Logic = 1)
Source: CLKFB_IN (PAD)
Destination: CLKGEN_inst/instance_name/clkfb_bufio2fb:I (PAD)
Data Path: CLKFB_IN to CLKGEN_inst/instance_name/clkfb_bufio2fb:I
Gate Net
Cell:in->out fanout Delay Delay Logical Name (Net Name)
---------------------------------------- ------------
IBUFG:I->O 0 1.328 0.000 CLKGEN_inst/instance_name/clkfb_ibufg (CLKGEN_inst/instance_name/clkfb_ibuf2bufio2fb)
BUFIO2FB:I 0.000 CLKGEN_inst/instance_name/clkfb_bufio2fb
----------------------------------------
Total 1.328ns (1.328ns logic, 0.000ns route)
(100.0% logic, 0.0% route)
=========================================================================
Cross Clock Domains Report:
--------------------------
Clock to Setup on destination clock CLKGEN_inst/instance_name/pll_base_inst/CLKOUT0
-----------------------------------------------+---------+---------+---------+---------+
| Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
CLKGEN_inst/instance_name/pll_base_inst/CLKOUT0| 2.454| | 1.290| |
-----------------------------------------------+---------+---------+---------+---------+
=========================================================================
Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 2.72 secs
-->
Total memory usage is 225148 kilobytes
Number of errors : 0 ( 0 filtered)
Number of warnings : 7 ( 0 filtered)
Number of infos : 2 ( 0 filtered)
Reference in New Issue View Git Blame Copy Permalink