mirror of
https://github.com/garrettsworkshop/Warp-LC.git
synced 2024-06-02 00:41:43 +00:00
368 lines
60 KiB
XML
368 lines
60 KiB
XML
<?xml version="1.0" encoding="UTF-8"?>
|
|
<!DOCTYPE twReport [
|
|
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
|
|
twDebug*, twFoot?, twClientInfo?)>
|
|
<!ATTLIST twReport version CDATA "10,4">
|
|
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
|
|
<!ELEMENT twExecVer (#PCDATA)>
|
|
<!ELEMENT twCopyright (#PCDATA)>
|
|
<!ELEMENT twCmdLine (#PCDATA)>
|
|
<!ELEMENT twDesign (#PCDATA)>
|
|
<!ELEMENT twPCF (#PCDATA)>
|
|
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
|
|
<!ELEMENT twDevName (#PCDATA)>
|
|
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
|
|
<!ELEMENT twSpeedGrade (#PCDATA)>
|
|
<!ELEMENT twSpeedVer (#PCDATA)>
|
|
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
|
|
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
|
|
<!ATTLIST twRptInfo twAdvRpt (TRUE | FALSE) "FALSE">
|
|
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
|
|
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
|
|
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
|
|
<!ELEMENT twItemLimit (#PCDATA)>
|
|
<!ELEMENT twUnconst EMPTY>
|
|
<!ELEMENT twUnconstLimit (#PCDATA)>
|
|
<!ELEMENT twEnvVar EMPTY>
|
|
<!ATTLIST twEnvVar name CDATA #REQUIRED>
|
|
<!ATTLIST twEnvVar description CDATA #REQUIRED>
|
|
<!ELEMENT twWarn (#PCDATA)>
|
|
<!ELEMENT twInfo (#PCDATA)>
|
|
<!ELEMENT twDebug (#PCDATA)>
|
|
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
|
|
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
|
|
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
|
|
<!ELEMENT twProc (#PCDATA)>
|
|
<!ELEMENT twTemp (#PCDATA)>
|
|
<!ELEMENT twVolt (#PCDATA)>
|
|
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
|
|
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
|
|
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
|
|
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
|
|
<!ELEMENT twCycles (twSigConn+)>
|
|
<!ATTLIST twCycles twNum CDATA #REQUIRED>
|
|
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
|
|
<!ELEMENT twSig (#PCDATA)>
|
|
<!ELEMENT twDriver (#PCDATA)>
|
|
<!ELEMENT twLoad (#PCDATA)>
|
|
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* | (twPathRpt*, twRacePathRpt?) | twNetRpt* | twClkSkewLimit*))>
|
|
<!ATTLIST twConst twConstType (NET |
|
|
NETDELAY |
|
|
NETSKEW |
|
|
PATH |
|
|
DEFPERIOD |
|
|
UNCONSTPATH |
|
|
DEFPATH |
|
|
PATH2SETUP |
|
|
UNCONSTPATH2SETUP |
|
|
PATHCLASS |
|
|
PATHDELAY |
|
|
PERIOD |
|
|
FREQUENCY |
|
|
PATHBLOCK |
|
|
OFFSET |
|
|
OFFSETIN |
|
|
OFFSETINCLOCK |
|
|
UNCONSTOFFSETINCLOCK |
|
|
OFFSETINDELAY |
|
|
OFFSETINMOD |
|
|
OFFSETOUT |
|
|
OFFSETOUTCLOCK |
|
|
UNCONSTOFFSETOUTCLOCK |
|
|
OFFSETOUTDELAY |
|
|
OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED>
|
|
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
|
|
twEndPtCnt?,
|
|
twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
|
|
<!ELEMENT twConstName (#PCDATA)>
|
|
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
|
|
<!ATTLIST twConstHead uID CDATA #IMPLIED>
|
|
<!ELEMENT twItemCnt (#PCDATA)>
|
|
<!ELEMENT twErrCnt (#PCDATA)>
|
|
<!ELEMENT twErrCntEndPt (#PCDATA)>
|
|
<!ELEMENT twErrCntSetup (#PCDATA)>
|
|
<!ELEMENT twErrCntHold (#PCDATA)>
|
|
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
|
|
<!ELEMENT twEndPtCnt (#PCDATA)>
|
|
<!ELEMENT twPathErrCnt (#PCDATA)>
|
|
<!ELEMENT twMinPer (#PCDATA) >
|
|
<!ELEMENT twFootnote EMPTY>
|
|
<!ATTLIST twFootnote number CDATA #REQUIRED>
|
|
<!ELEMENT twMaxDel (#PCDATA)>
|
|
<!ELEMENT twMaxFreq (#PCDATA)>
|
|
<!ELEMENT twMinOff (#PCDATA)>
|
|
<!ELEMENT twMaxOff (#PCDATA)>
|
|
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
|
|
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
|
|
<!ELEMENT twTIGName (#PCDATA)>
|
|
<!ELEMENT twInstantiated (#PCDATA)>
|
|
<!ELEMENT twBlocked (#PCDATA)>
|
|
<!ELEMENT twRacePathRpt (twRacePath+)>
|
|
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
|
|
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest, (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
|
|
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
|
|
twSimpleMinPath CDATA #IMPLIED>
|
|
<!ELEMENT twTotDel (#PCDATA)>
|
|
<!ELEMENT twSrc (#PCDATA)>
|
|
<!ATTLIST twSrc BELType CDATA #IMPLIED>
|
|
<!ELEMENT twDest (#PCDATA)>
|
|
<!ATTLIST twDest BELType CDATA #IMPLIED>
|
|
<!ELEMENT twDel (#PCDATA)>
|
|
<!ELEMENT twSUTime (#PCDATA)>
|
|
<!ELEMENT twTotPathDel (#PCDATA)>
|
|
<!ELEMENT twClkSkew (#PCDATA)>
|
|
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
|
|
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
|
|
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
|
|
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
|
|
<!ELEMENT twSlack (#PCDATA)>
|
|
<!ELEMENT twDelConst (#PCDATA)>
|
|
<!ELEMENT tw2Phase EMPTY>
|
|
<!ELEMENT twClkUncert (#PCDATA)>
|
|
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED fInputJit CDATA #IMPLIED
|
|
fDCMJit CDATA #IMPLIED
|
|
fPhaseErr CDATA #IMPLIED
|
|
sEqu CDATA #IMPLIED>
|
|
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
|
|
<!ELEMENT twPathRptBanner (#PCDATA)>
|
|
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
|
|
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
|
|
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
|
|
<!ELEMENT twOff (#PCDATA)>
|
|
<!ELEMENT twGuaranteed EMPTY>
|
|
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
|
|
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
|
|
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
|
|
<!ELEMENT twClkDel (#PCDATA)>
|
|
<!ELEMENT twClkSrc (#PCDATA)>
|
|
<!ELEMENT twClkDest (#PCDATA)>
|
|
<!ELEMENT twGuarInSetup (#PCDATA)>
|
|
<!ELEMENT twOffSrc (#PCDATA)>
|
|
<!ELEMENT twOffDest (#PCDATA)>
|
|
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
|
|
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
|
|
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
|
|
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
|
|
<!ELEMENT twDataDel (#PCDATA)>
|
|
<!ELEMENT twDataSrc (#PCDATA)>
|
|
<!ELEMENT twDataDest (#PCDATA)>
|
|
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
|
|
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
|
|
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
|
|
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
|
|
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
|
|
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
|
|
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
|
|
<!ELEMENT twLogLvls (#PCDATA)>
|
|
<!ELEMENT twSrcSite (#PCDATA)>
|
|
<!ELEMENT twSrcClk (#PCDATA)>
|
|
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
|
|
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
|
|
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
|
|
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
|
|
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
|
|
<!ELEMENT twDelInfo (#PCDATA)>
|
|
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
|
|
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
|
|
<!ELEMENT twSite (#PCDATA)>
|
|
<!ELEMENT twDelType (#PCDATA)>
|
|
<!ELEMENT twFanCnt (#PCDATA)>
|
|
<!ELEMENT twComp (#PCDATA)>
|
|
<!ELEMENT twNet (#PCDATA)>
|
|
<!ELEMENT twBEL (#PCDATA)>
|
|
<!ELEMENT twLogDel (#PCDATA)>
|
|
<!ELEMENT twRouteDel (#PCDATA)>
|
|
<!ELEMENT twDestClk (#PCDATA)>
|
|
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
|
|
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
|
|
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
|
|
<!ELEMENT twPctLog (#PCDATA)>
|
|
<!ELEMENT twPctRoute (#PCDATA)>
|
|
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
|
|
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
|
|
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
|
|
<!ELEMENT twTimeConst (#PCDATA)>
|
|
<!ELEMENT twAbsSlack (#PCDATA)>
|
|
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
|
|
<!ELEMENT twSkew (#PCDATA)>
|
|
<!ELEMENT twDetNet (twNetDel*)>
|
|
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
|
|
<!ELEMENT twNetDelInfo (#PCDATA)>
|
|
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
|
|
<!ELEMENT twDetSkewNet (twNetSkew*)>
|
|
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
|
|
<!ELEMENT twClkSkewLimit EMPTY>
|
|
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED arrv1 CDATA #IMPLIED
|
|
arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
|
|
<!ELEMENT twConstRollupTable (twConstRollup*)>
|
|
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
|
|
<!ELEMENT twConstRollup EMPTY>
|
|
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
|
|
<!ATTLIST twConstRollup actualRollup CDATA #IMPLIED errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED itemsRollup CDATA #IMPLIED>
|
|
<!ELEMENT twConstList (twConstListItem)*>
|
|
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)>
|
|
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
|
|
<!ELEMENT twNotMet EMPTY>
|
|
<!ELEMENT twReqVal (#PCDATA)>
|
|
<!ELEMENT twActVal (#PCDATA)>
|
|
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
|
|
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
|
|
<!ELEMENT twConstStats (twConstName)>
|
|
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
|
|
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
|
|
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
|
|
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
|
|
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
|
|
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
|
|
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
|
|
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
|
|
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
|
|
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
|
|
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED slackIndex CDATA #IMPLIED>
|
|
<!ELEMENT twConstData EMPTY>
|
|
<!ATTLIST twConstData type CDATA #IMPLIED units (MHz | ns) "ns" slack CDATA #IMPLIED
|
|
best CDATA #IMPLIED requested CDATA #IMPLIED
|
|
errors CDATA #IMPLIED
|
|
score CDATA #IMPLIED>
|
|
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
|
|
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
|
|
<!ELEMENT twTimeGrpName (#PCDATA)>
|
|
<!ELEMENT twCompList (twCompName+)>
|
|
<!ELEMENT twCompName (#PCDATA)>
|
|
<!ELEMENT twSigList (twSigName+)>
|
|
<!ELEMENT twSigName (#PCDATA)>
|
|
<!ELEMENT twBELList (twBELName+)>
|
|
<!ELEMENT twBELName (#PCDATA)>
|
|
<!ELEMENT twBlockList (twBlockName+)>
|
|
<!ELEMENT twBlockName (#PCDATA)>
|
|
<!ELEMENT twMacList (twMacName+)>
|
|
<!ELEMENT twMacName (#PCDATA)>
|
|
<!ELEMENT twPinList (twPinName+)>
|
|
<!ELEMENT twPinName (#PCDATA)>
|
|
<!ELEMENT twUnmetConstCnt (#PCDATA)>
|
|
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
|
|
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
|
|
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
|
|
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
|
|
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
|
|
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)>
|
|
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
|
|
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
|
|
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
|
|
<!ELEMENT twSU2ClkTime (#PCDATA)>
|
|
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
|
|
<!ELEMENT twH2ClkTime (#PCDATA)>
|
|
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
|
|
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
|
|
<!ELEMENT twClk2Pad (twDest, twTime)>
|
|
<!ELEMENT twTime (#PCDATA)>
|
|
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
|
|
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
|
|
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
|
|
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
|
|
<!ELEMENT twClk2Out EMPTY>
|
|
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
|
|
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
|
|
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
|
|
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
|
|
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
|
|
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
|
|
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
|
|
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
|
|
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
|
|
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
|
|
<!ELEMENT twRiseRise (#PCDATA)>
|
|
<!ELEMENT twFallRise (#PCDATA)>
|
|
<!ELEMENT twRiseFall (#PCDATA)>
|
|
<!ELEMENT twFallFall (#PCDATA)>
|
|
<!ELEMENT twPad2PadList (twPad2Pad+)>
|
|
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
|
|
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
|
|
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
|
|
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
|
|
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
|
|
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
|
|
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
|
|
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
|
|
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
|
|
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
|
|
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
|
|
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
|
|
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
|
|
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
|
|
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
|
|
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
|
|
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>
|
|
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
|
|
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED twHoldSlack CDATA #IMPLIED>
|
|
<!ELEMENT twOffOutTblRow EMPTY>
|
|
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
|
|
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
|
|
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
|
|
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
|
|
<!ELEMENT twNonDedClk (#PCDATA)>
|
|
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
|
|
<!ELEMENT twScore (#PCDATA)>
|
|
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
|
|
<!ELEMENT twPathCnt (#PCDATA)>
|
|
<!ELEMENT twNetCnt (#PCDATA)>
|
|
<!ELEMENT twConnCnt (#PCDATA)>
|
|
<!ELEMENT twPct (#PCDATA)>
|
|
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
|
|
<!ELEMENT twMaxCombDel (#PCDATA)>
|
|
<!ELEMENT twMaxFromToDel (#PCDATA)>
|
|
<!ELEMENT twMaxNetDel (#PCDATA)>
|
|
<!ELEMENT twMaxNetSkew (#PCDATA)>
|
|
<!ELEMENT twMaxInAfterClk (#PCDATA)>
|
|
<!ELEMENT twMinInBeforeClk (#PCDATA)>
|
|
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
|
|
<!ELEMENT twMinOutAfterClk (#PCDATA)>
|
|
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
|
|
<!ELEMENT twTimestamp (#PCDATA)>
|
|
<!ELEMENT twFootnoteExplanation EMPTY>
|
|
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
|
|
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
|
|
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
|
|
<!ELEMENT twClientName (#PCDATA)>
|
|
<!ELEMENT twAttrList (twAttrListItem)*>
|
|
<!ELEMENT twAttrListItem (twName, twValue*)>
|
|
<!ELEMENT twName (#PCDATA)>
|
|
<!ELEMENT twValue (#PCDATA)>
|
|
]>
|
|
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
|
|
3 -fastpaths -xml WarpLC.twx WarpLC.ncd -o WarpLC.twr WarpLC.pcf -ucf PLL.ucf
|
|
|
|
</twCmdLine><twDesign>WarpLC.ncd</twDesign><twDesignPath>WarpLC.ncd</twDesignPath><twPCF>WarpLC.pcf</twPCF><twPcfPath>WarpLC.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true" dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model. For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="NET CLKIN PERIOD = 20ns HIGH;" ScopeName="">NET "instance_name/clkin1" PERIOD = 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: NET "instance_name/clkin1" PERIOD = 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="instance_name/pll_base_inst/PLL_ADV/CLKIN1" logResource="instance_name/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="instance_name/pll_base_inst/PLL_ADV/CLKIN1" logResource="instance_name/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKIN(Finmax)" slack="17.780" period="20.000" constraintValue="20.000" deviceLimit="2.220" freqLimit="450.450" physResource="instance_name/pll_base_inst/PLL_ADV/CLKIN1" logResource="instance_name/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net "instance_name/clkfbout" derived from NET "instance_name/clkin1" PERIOD = 20 ns HIGH 50%; duty cycle corrected to 20 nS HIGH 10 nS </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net "instance_name/clkfbout" derived from
|
|
NET "instance_name/clkin1" PERIOD = 20 ns HIGH 50%;
|
|
duty cycle corrected to 20 nS HIGH 10 nS
|
|
</twPinLimitBanner><twPinLimit anchorID="12" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="instance_name/clkfbout_bufg/I0" logResource="instance_name/clkfbout_bufg/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="instance_name/clkfbout"/><twPinLimit anchorID="13" type="MINPERIOD" name="Tockper" slack="17.751" period="20.000" constraintValue="20.000" deviceLimit="2.249" freqLimit="444.642" physResource="CLKFB_OUT_OBUF/CLK0" logResource="instance_name/clkfbout_oddr/CK0" locationPin="OLOGIC_X0Y50.CLK0" clockNet="instance_name/clkfb_bufg_out"/><twPinLimit anchorID="14" type="MINPERIOD" name="Tpllper_CLKFB" slack="17.780" period="20.000" constraintValue="20.000" deviceLimit="2.220" freqLimit="450.450" physResource="instance_name/pll_base_inst/PLL_ADV/CLKFBOUT" logResource="instance_name/pll_base_inst/PLL_ADV/CLKFBOUT" locationPin="PLL_ADV_X0Y1.CLKFBOUT" clockNet="instance_name/clkfbout"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net "instance_name/clkout1" derived from NET "instance_name/clkin1" PERIOD = 20 ns HIGH 50%; divided by 2.00 to 10 nS </twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.082</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point FPUCLK (OLOGIC_X6Y2.D1), 1 path
|
|
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.459</twSlack><twSrc BELType="FF">CPUCLKr1</twSrc><twDest BELType="FF">FPUCLK</twDest><twTotPathDel>3.914</twTotPathDel><twClkSkew dest = "1.178" src = "0.657">-0.521</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPUCLKr1</twSrc><twDest BELType='FF'>FPUCLK</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y28.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="5.000">CPUCLKi</twSrcClk><twPathDel><twSite>SLICE_X5Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CPUCLKr1</twComp><twBEL>CPUCLKr1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y2.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.306</twDelInfo><twComp>CPUCLKr1</twComp></twPathDel><twPathDel><twSite>OLOGIC_X6Y2.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>FPUCLK_OBUF</twComp><twBEL>FPUCLK</twBEL></twPathDel><twLogDel>1.608</twLogDel><twRouteDel>2.306</twRouteDel><twTotDel>3.914</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CPUCLKi</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPUCLK (OLOGIC_X0Y46.D1), 1 path
|
|
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.562</twSlack><twSrc BELType="FF">CPUCLKr1</twSrc><twDest BELType="FF">CPUCLK</twDest><twTotPathDel>3.815</twTotPathDel><twClkSkew dest = "1.275" src = "0.750">-0.525</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPUCLKr1</twSrc><twDest BELType='FF'>CPUCLK</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y28.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="5.000">CPUCLKi</twSrcClk><twPathDel><twSite>SLICE_X5Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CPUCLKr1</twComp><twBEL>CPUCLKr1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.207</twDelInfo><twComp>CPUCLKr1</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y46.CLK0</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>CPUCLK_OBUF</twComp><twBEL>CPUCLK</twBEL></twPathDel><twLogDel>1.608</twLogDel><twRouteDel>2.207</twRouteDel><twTotDel>3.815</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CPUCLKi</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPUCLKr1 (SLICE_X5Y28.AX), 1 path
|
|
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.862</twSlack><twSrc BELType="FF">CPUCLKr0</twSrc><twDest BELType="FF">CPUCLKr1</twDest><twTotPathDel>1.209</twTotPathDel><twClkSkew dest = "1.489" src = "2.150">0.661</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPUCLKr0</twSrc><twDest BELType='FF'>CPUCLKr1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X4Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>CPUCLKr0</twComp><twBEL>CPUCLKr0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y28.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>CPUCLKr0</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y28.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>CPUCLKr1</twComp><twBEL>CPUCLKr1</twBEL></twPathDel><twLogDel>0.639</twLogDel><twRouteDel>0.570</twRouteDel><twTotDel>1.209</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">CPUCLKi</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net "instance_name/clkout1" derived from
|
|
NET "instance_name/clkin1" PERIOD = 20 ns HIGH 50%;
|
|
divided by 2.00 to 10 nS
|
|
|
|
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPUCLKr1 (SLICE_X5Y28.AX), 1 path
|
|
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>4.848</twSlack><twSrc BELType="FF">CPUCLKr0</twSrc><twDest BELType="FF">CPUCLKr1</twDest><twTotPathDel>0.441</twTotPathDel><twClkSkew dest = "1.035" src = "0.710">-0.325</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.268</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPUCLKr0</twSrc><twDest BELType='FF'>CPUCLKr1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X4Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>CPUCLKr0</twComp><twBEL>CPUCLKr0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y28.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.148</twDelInfo><twComp>CPUCLKr0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y28.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>CPUCLKr1</twComp><twBEL>CPUCLKr1</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.148</twRouteDel><twTotDel>0.441</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">CPUCLKi</twDestClk><twPctLog>66.4</twPctLog><twPctRoute>33.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPUCLK (OLOGIC_X0Y46.D1), 1 path
|
|
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>6.414</twSlack><twSrc BELType="FF">CPUCLKr1</twSrc><twDest BELType="FF">CPUCLK</twDest><twTotPathDel>1.812</twTotPathDel><twClkSkew dest = "0.604" src = "0.354">-0.250</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPUCLKr1</twSrc><twDest BELType='FF'>CPUCLK</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y28.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="15.000">CPUCLKi</twSrcClk><twPathDel><twSite>SLICE_X5Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>CPUCLKr1</twComp><twBEL>CPUCLKr1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.204</twDelInfo><twComp>CPUCLKr1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X0Y46.CLK0</twSite><twDelType>Tockd</twDelType><twDelInfo twEdge="twFalling">0.410</twDelInfo><twComp>CPUCLK_OBUF</twComp><twBEL>CPUCLK</twBEL></twPathDel><twLogDel>0.608</twLogDel><twRouteDel>1.204</twRouteDel><twTotDel>1.812</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CPUCLKi</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point FPUCLK (OLOGIC_X6Y2.D1), 1 path
|
|
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>6.438</twSlack><twSrc BELType="FF">CPUCLKr1</twSrc><twDest BELType="FF">FPUCLK</twDest><twTotPathDel>1.825</twTotPathDel><twClkSkew dest = "0.566" src = "0.327">-0.239</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPUCLKr1</twSrc><twDest BELType='FF'>FPUCLK</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y28.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="15.000">CPUCLKi</twSrcClk><twPathDel><twSite>SLICE_X5Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>CPUCLKr1</twComp><twBEL>CPUCLKr1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y2.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.217</twDelInfo><twComp>CPUCLKr1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X6Y2.CLK0</twSite><twDelType>Tockd</twDelType><twDelInfo twEdge="twFalling">0.410</twDelInfo><twComp>FPUCLK_OBUF</twComp><twBEL>FPUCLK</twBEL></twPathDel><twLogDel>0.608</twLogDel><twRouteDel>1.217</twRouteDel><twTotDel>1.825</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CPUCLKi</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="28"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net "instance_name/clkout1" derived from
|
|
NET "instance_name/clkin1" PERIOD = 20 ns HIGH 50%;
|
|
divided by 2.00 to 10 nS
|
|
</twPinLimitBanner><twPinLimit anchorID="29" type="MINPERIOD" name="Tbcper_I" slack="7.334" period="10.000" constraintValue="10.000" deviceLimit="2.666" freqLimit="375.094" physResource="instance_name/clkout2_buf/I0" logResource="instance_name/clkout2_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="instance_name/clkout1"/><twPinLimit anchorID="30" type="MINPERIOD" name="Tockper" slack="7.751" period="10.000" constraintValue="10.000" deviceLimit="2.249" freqLimit="444.642" physResource="CPUCLK_OBUF/CLK0" logResource="CPUCLK/CK0" locationPin="OLOGIC_X0Y46.CLK0" clockNet="CPUCLKi"/><twPinLimit anchorID="31" type="MINPERIOD" name="Tockper" slack="7.751" period="10.000" constraintValue="10.000" deviceLimit="2.249" freqLimit="444.642" physResource="FPUCLK_OBUF/CLK0" logResource="FPUCLK/CK0" locationPin="OLOGIC_X6Y2.CLK0" clockNet="CPUCLKi"/></twPinLimitRpt></twConst><twConst anchorID="32" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net "instance_name/clkout0" derived from NET "instance_name/clkin1" PERIOD = 20 ns HIGH 50%; divided by 2.00 to 10 nS </twConstName><twItemCnt>54</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.697</twMinPer></twConstHead><twPathRptBanner iPaths="30" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU_nSTERM (SLICE_X0Y39.B3), 30 paths
|
|
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.303</twSlack><twSrc BELType="FF">LastA_6</twSrc><twDest BELType="FF">CPU_nSTERM</twDest><twTotPathDel>4.515</twTotPathDel><twClkSkew dest = "0.720" src = "0.754">0.034</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LastA_6</twSrc><twDest BELType='FF'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X2Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X2Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>LastA<9></twComp><twBEL>LastA_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y21.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>LastA<6></twComp></twPathDel><twPathDel><twSite>SLICE_X0Y21.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>Mcompar_FSB_A[31]_LastA[31]_equal_4_o_cy<3></twComp><twBEL>Mcompar_FSB_A[31]_LastA[31]_equal_4_o_lut<1></twBEL><twBEL>Mcompar_FSB_A[31]_LastA[31]_equal_4_o_cy<3></twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_FSB_A[31]_LastA[31]_equal_4_o_cy<3></twComp></twPathDel><twPathDel><twSite>SLICE_X0Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>Mcompar_FSB_A[31]_LastA[31]_equal_4_o_cy<7></twComp><twBEL>Mcompar_FSB_A[31]_LastA[31]_equal_4_o_cy<7></twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_FSB_A[31]_LastA[31]_equal_4_o_cy<7></twComp></twPathDel><twPathDel><twSite>SLICE_X0Y23.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>LastAWR<15></twComp><twBEL>Mcompar_FSB_A[31]_LastA[31]_equal_4_o_cy<9></twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y39.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>FSB_A[31]_LastA[31]_equal_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM_rstpot1</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>1.677</twLogDel><twRouteDel>2.838</twRouteDel><twTotDel>4.515</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">FSBCLK</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.534</twSlack><twSrc BELType="FF">LastA_21</twSrc><twDest BELType="FF">CPU_nSTERM</twDest><twTotPathDel>4.289</twTotPathDel><twClkSkew dest = "0.720" src = "0.749">0.029</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LastA_21</twSrc><twDest BELType='FF'>CPU_nSTERM</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X2Y24.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>LastA<21></twComp><twBEL>LastA_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.226</twDelInfo><twComp>LastA<21></twComp></twPathDel><twPathDel><twSite>SLICE_X0Y22.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>Mcompar_FSB_A[31]_LastA[31]_equal_4_o_cy<7></twComp><twBEL>Mcompar_FSB_A[31]_LastA[31]_equal_4_o_lut<6></twBEL><twBEL>Mcompar_FSB_A[31]_LastA[31]_equal_4_o_cy<7></twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_FSB_A[31]_LastA[31]_equal_4_o_cy<7></twComp></twPathDel><twPathDel><twSite>SLICE_X0Y23.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>LastAWR<15></twComp><twBEL>Mcompar_FSB_A[31]_LastA[31]_equal_4_o_cy<9></twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y39.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>FSB_A[31]_LastA[31]_equal_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM_rstpot1</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>1.429</twLogDel><twRouteDel>2.860</twRouteDel><twTotDel>4.289</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">FSBCLK</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.624</twSlack><twSrc BELType="FF">LastA_18</twSrc><twDest BELType="FF">CPU_nSTERM</twDest><twTotPathDel>4.199</twTotPathDel><twClkSkew dest = "0.720" src = "0.749">0.029</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LastA_18</twSrc><twDest BELType='FF'>CPU_nSTERM</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X2Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>LastA<21></twComp><twBEL>LastA_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y22.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>LastA<18></twComp></twPathDel><twPathDel><twSite>SLICE_X0Y22.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>Mcompar_FSB_A[31]_LastA[31]_equal_4_o_cy<7></twComp><twBEL>Mcompar_FSB_A[31]_LastA[31]_equal_4_o_lut<5></twBEL><twBEL>Mcompar_FSB_A[31]_LastA[31]_equal_4_o_cy<7></twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_FSB_A[31]_LastA[31]_equal_4_o_cy<7></twComp></twPathDel><twPathDel><twSite>SLICE_X0Y23.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>LastAWR<15></twComp><twBEL>Mcompar_FSB_A[31]_LastA[31]_equal_4_o_cy<9></twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y39.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.631</twDelInfo><twComp>FSB_A[31]_LastA[31]_equal_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM_rstpot1</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>1.584</twLogDel><twRouteDel>2.615</twRouteDel><twTotDel>4.199</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">FSBCLK</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="21" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU_nSTERM (SLICE_X0Y39.B4), 21 paths
|
|
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.724</twSlack><twSrc BELType="FF">LastAWR_11</twSrc><twDest BELType="FF">CPU_nSTERM</twDest><twTotPathDel>4.099</twTotPathDel><twClkSkew dest = "0.720" src = "0.749">0.029</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LastAWR_11</twSrc><twDest BELType='FF'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X1Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X1Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>LastAWR<14></twComp><twBEL>LastAWR_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y24.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>LastAWR<11></twComp></twPathDel><twPathDel><twSite>SLICE_X0Y24.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>Mcompar_FSB_A[31]_GND_1_o_equal_5_o_cy<3></twComp><twBEL>Mcompar_FSB_A[31]_GND_1_o_equal_5_o_lut<0></twBEL><twBEL>Mcompar_FSB_A[31]_GND_1_o_equal_5_o_cy<3></twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_FSB_A[31]_GND_1_o_equal_5_o_cy<3></twComp></twPathDel><twPathDel><twSite>SLICE_X0Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>Mcompar_FSB_A[31]_GND_1_o_equal_5_o_cy<7></twComp><twBEL>Mcompar_FSB_A[31]_GND_1_o_equal_5_o_cy<7></twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_FSB_A[31]_GND_1_o_equal_5_o_cy<7></twComp></twPathDel><twPathDel><twSite>SLICE_X0Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>LastAWR<19></twComp><twBEL>Mcompar_FSB_A[31]_GND_1_o_equal_5_o_cy<8></twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y39.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>FSB_A[31]_GND_1_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM_rstpot1</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>2.533</twRouteDel><twTotDel>4.099</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">FSBCLK</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.878</twSlack><twSrc BELType="FF">LastAWR_23</twSrc><twDest BELType="FF">CPU_nSTERM</twDest><twTotPathDel>3.943</twTotPathDel><twClkSkew dest = "0.720" src = "0.751">0.031</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LastAWR_23</twSrc><twDest BELType='FF'>CPU_nSTERM</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X1Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X1Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>LastAWR<26></twComp><twBEL>LastAWR_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>LastAWR<23></twComp></twPathDel><twPathDel><twSite>SLICE_X0Y25.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>Mcompar_FSB_A[31]_GND_1_o_equal_5_o_cy<7></twComp><twBEL>Mcompar_FSB_A[31]_GND_1_o_equal_5_o_lut<4></twBEL><twBEL>Mcompar_FSB_A[31]_GND_1_o_equal_5_o_cy<7></twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_FSB_A[31]_GND_1_o_equal_5_o_cy<7></twComp></twPathDel><twPathDel><twSite>SLICE_X0Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>LastAWR<19></twComp><twBEL>Mcompar_FSB_A[31]_GND_1_o_equal_5_o_cy<8></twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y39.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>FSB_A[31]_GND_1_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM_rstpot1</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>1.473</twLogDel><twRouteDel>2.470</twRouteDel><twTotDel>3.943</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">FSBCLK</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.107</twSlack><twSrc BELType="FF">LastAWR_16</twSrc><twDest BELType="FF">CPU_nSTERM</twDest><twTotPathDel>3.716</twTotPathDel><twClkSkew dest = "0.720" src = "0.749">0.029</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>LastAWR_16</twSrc><twDest BELType='FF'>CPU_nSTERM</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X0Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X0Y23.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>LastAWR<15></twComp><twBEL>LastAWR_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>LastAWR<16></twComp></twPathDel><twPathDel><twSite>SLICE_X0Y24.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>Mcompar_FSB_A[31]_GND_1_o_equal_5_o_cy<3></twComp><twBEL>Mcompar_FSB_A[31]_GND_1_o_equal_5_o_lut<1></twBEL><twBEL>Mcompar_FSB_A[31]_GND_1_o_equal_5_o_cy<3></twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_FSB_A[31]_GND_1_o_equal_5_o_cy<3></twComp></twPathDel><twPathDel><twSite>SLICE_X0Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>Mcompar_FSB_A[31]_GND_1_o_equal_5_o_cy<7></twComp><twBEL>Mcompar_FSB_A[31]_GND_1_o_equal_5_o_cy<7></twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_FSB_A[31]_GND_1_o_equal_5_o_cy<7></twComp></twPathDel><twPathDel><twSite>SLICE_X0Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>LastAWR<19></twComp><twBEL>Mcompar_FSB_A[31]_GND_1_o_equal_5_o_cy<8></twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y39.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>FSB_A[31]_GND_1_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>CPU_nSTERM_OBUF</twComp><twBEL>CPU_nSTERM_rstpot1</twBEL><twBEL>CPU_nSTERM</twBEL></twPathDel><twLogDel>1.670</twLogDel><twRouteDel>2.046</twRouteDel><twTotDel>3.716</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">FSBCLK</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point nRESOE (SLICE_X0Y56.D6), 1 path
|
|
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.834</twSlack><twSrc BELType="FF">nRESOE</twSrc><twDest BELType="FF">nRESOE</twDest><twTotPathDel>1.018</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.287" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.148</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>nRESOE</twSrc><twDest BELType='FF'>nRESOE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X0Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>nRESOE_OBUF</twComp><twBEL>nRESOE</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y56.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>nRESOE_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>nRESOE_OBUF</twComp><twBEL>nRESOE_rstpot1_INV_0</twBEL><twBEL>nRESOE</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>0.154</twRouteDel><twTotDel>1.018</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">FSBCLK</twDestClk><twPctLog>84.9</twPctLog><twPctRoute>15.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net "instance_name/clkout0" derived from
|
|
NET "instance_name/clkin1" PERIOD = 20 ns HIGH 50%;
|
|
divided by 2.00 to 10 nS
|
|
|
|
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LE (SLICE_X10Y2.A6), 1 path
|
|
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.414</twSlack><twSrc BELType="FF">LE</twSrc><twDest BELType="FF">LE</twDest><twTotPathDel>0.414</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>LE</twSrc><twDest BELType='FF'>LE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X10Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>LE</twComp><twBEL>LE</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y2.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.024</twDelInfo><twComp>LE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y2.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>LE</twComp><twBEL>LE_rstpot1_INV_0</twBEL><twBEL>LE</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.024</twRouteDel><twTotDel>0.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">FSBCLK</twDestClk><twPctLog>94.2</twPctLog><twPctRoute>5.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point nRESOE (SLICE_X0Y56.D6), 1 path
|
|
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.456</twSlack><twSrc BELType="FF">nRESOE</twSrc><twDest BELType="FF">nRESOE</twDest><twTotPathDel>0.456</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>nRESOE</twSrc><twDest BELType='FF'>nRESOE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X0Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>nRESOE_OBUF</twComp><twBEL>nRESOE</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y56.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>nRESOE_OBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y56.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>nRESOE_OBUF</twComp><twBEL>nRESOE_rstpot1_INV_0</twBEL><twBEL>nRESOE</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.456</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">FSBCLK</twDestClk><twPctLog>94.5</twPctLog><twPctRoute>5.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPUCLKr0 (SLICE_X4Y28.A6), 1 path
|
|
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.456</twSlack><twSrc BELType="FF">CPUCLKr0</twSrc><twDest BELType="FF">CPUCLKr0</twDest><twTotPathDel>0.456</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPUCLKr0</twSrc><twDest BELType='FF'>CPUCLKr0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">FSBCLK</twSrcClk><twPathDel><twSite>SLICE_X4Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>CPUCLKr0</twComp><twBEL>CPUCLKr0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>CPUCLKr0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y28.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>CPUCLKr0</twComp><twBEL>CPUCLKr0_INV_2_o1_INV_0</twBEL><twBEL>CPUCLKr0</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.456</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">FSBCLK</twDestClk><twPctLog>94.5</twPctLog><twPctRoute>5.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="53"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net "instance_name/clkout0" derived from
|
|
NET "instance_name/clkin1" PERIOD = 20 ns HIGH 50%;
|
|
divided by 2.00 to 10 nS
|
|
</twPinLimitBanner><twPinLimit anchorID="54" type="MINPERIOD" name="Tbcper_I" slack="7.334" period="10.000" constraintValue="10.000" deviceLimit="2.666" freqLimit="375.094" physResource="instance_name/clkout1_buf/I0" logResource="instance_name/clkout1_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="instance_name/clkout0"/><twPinLimit anchorID="55" type="MINPERIOD" name="Tockper" slack="7.751" period="10.000" constraintValue="10.000" deviceLimit="2.249" freqLimit="444.642" physResource="CPU_nBERR_OBUF/CLK0" logResource="CPU_nBERR/CK0" locationPin="OLOGIC_X0Y49.CLK0" clockNet="FSBCLK"/><twPinLimit anchorID="56" type="MINPERIOD" name="Tockper" slack="7.751" period="10.000" constraintValue="10.000" deviceLimit="2.249" freqLimit="444.642" physResource="RAM_CLK01_OBUF/CLK0" logResource="RAM_CLK01_ODDR_inst/CK0" locationPin="OLOGIC_X0Y51.CLK0" clockNet="FSBCLK"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="57"><twConstRollup name="instance_name/clkin1" fullName="NET "instance_name/clkin1" PERIOD = 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="5.000" actualRollup="14.164" errors="0" errorRollup="0" items="0" itemsRollup="57"/><twConstRollup name="instance_name/clkfbout" fullName="PERIOD analysis for net "instance_name/clkfbout" derived from NET "instance_name/clkin1" PERIOD = 20 ns HIGH 50%; duty cycle corrected to 20 nS HIGH 10 nS " type="child" depth="1" requirement="20.000" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="instance_name/clkout1" fullName="PERIOD analysis for net "instance_name/clkout1" derived from NET "instance_name/clkin1" PERIOD = 20 ns HIGH 50%; divided by 2.00 to 10 nS " type="child" depth="1" requirement="10.000" prefType="period" actual="7.082" actualRollup="N/A" errors="0" errorRollup="0" items="3" itemsRollup="0"/><twConstRollup name="instance_name/clkout0" fullName="PERIOD analysis for net "instance_name/clkout0" derived from NET "instance_name/clkin1" PERIOD = 20 ns HIGH 50%; divided by 2.00 to 10 nS " type="child" depth="1" requirement="10.000" prefType="period" actual="4.697" actualRollup="N/A" errors="0" errorRollup="0" items="54" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="58">0</twUnmetConstCnt><twDataSheet anchorID="59" twNameLen="15"><twClk2SUList anchorID="60" twDestWidth="5"><twDest>CLKIN</twDest><twClk2SU><twSrc>CLKIN</twSrc><twRiseRise>4.697</twRiseRise><twFallRise>3.541</twFallRise><twRiseFall>2.138</twRiseFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="61"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>57</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>93</twConnCnt></twConstCov><twStats anchorID="62"><twMinPer>7.082</twMinPer><twFootnote number="1" /><twMaxFreq>141.203</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Oct 29 10:03:09 2021 </twTimestamp></twFoot><twClientInfo anchorID="63"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>
|
|
|
|
Peak Memory Usage: 168 MB
|
|
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
|