mirror of
https://github.com/garrettsworkshop/Warp-SE.git
synced 2024-11-19 19:31:57 +00:00
244 lines
7.6 KiB
HTML
244 lines
7.6 KiB
HTML
<HTML><HEAD><TITLE>Xilinx System Settings Report</TITLE></HEAD>
|
|
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
|
|
<center><big><big><b>System Settings</b></big></big></center><br>
|
|
<A NAME="Environment Settings"></A>
|
|
<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
|
|
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
|
|
<TD ALIGN=CENTER COLSPAN='3'><B> Environment Settings </B></TD>
|
|
</tr>
|
|
<tr bgcolor='#ffff99'>
|
|
<td><b>Environment Variable</b></td>
|
|
<td><b>xst</b></td>
|
|
<td><b>ngdbuild</b></td>
|
|
</tr>
|
|
<tr>
|
|
<td>PATHEXT</td>
|
|
<td>.COM;<br>.EXE;<br>.BAT;<br>.CMD;<br>.VBS;<br>.VBE;<br>.JS;<br>.JSE;<br>.WSF;<br>.WSH;<br>.MSC</td>
|
|
<td>.COM;<br>.EXE;<br>.BAT;<br>.CMD;<br>.VBS;<br>.VBE;<br>.JS;<br>.JSE;<br>.WSF;<br>.WSH;<br>.MSC</td>
|
|
</tr>
|
|
<tr>
|
|
<td>Path</td>
|
|
<td>C:\Xilinx\14.7\ISE_DS\ISE\\lib\nt;<br>C:\Xilinx\14.7\ISE_DS\ISE\\bin\nt;<br>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt;<br>C:\Xilinx\14.7\ISE_DS\ISE\lib\nt;<br>C:\Xilinx\14.7\ISE_DS\ISE\..\..\..\DocNav;<br>C:\Xilinx\14.7\ISE_DS\PlanAhead\bin;<br>C:\Xilinx\14.7\ISE_DS\EDK\bin\nt;<br>C:\Xilinx\14.7\ISE_DS\EDK\lib\nt;<br>C:\Xilinx\14.7\ISE_DS\EDK\gnu\microblaze\nt\bin;<br>C:\Xilinx\14.7\ISE_DS\EDK\gnu\powerpc-eabi\nt\bin;<br>C:\Xilinx\14.7\ISE_DS\EDK\gnuwin\bin;<br>C:\Xilinx\14.7\ISE_DS\EDK\gnu\arm\nt\bin;<br>C:\Xilinx\14.7\ISE_DS\EDK\gnu\microblaze\linux_toolchain\nt_be\bin;<br>C:\Xilinx\14.7\ISE_DS\EDK\gnu\microblaze\linux_toolchain\nt_le\bin;<br>C:\Xilinx\14.7\ISE_DS\common\bin\nt;<br>C:\Xilinx\14.7\ISE_DS\common\lib\nt;<br>C:\Program Files (x86)\Common Files\Oracle\Java\javapath;<br>C:\ispLEVER_Classic2_0\ispcpld\bin;<br>C:\ispLEVER_Classic2_0\ispFPGA\bin\nt;<br>C:\ispLEVER_Classic2_0\active-hdl\BIN;<br>C:\WinAVR-20100110\bin;<br>C:\WinAVR-20100110\utils\bin;<br>C:\Windows\system32;<br>C:\Windows;<br>C:\Windows\System32\Wbem;<br>C:\Windows\System32\WindowsPowerShell\v1.0\;<br>C:\Windows\System32\OpenSSH\;<br>C:\Program Files\Microchip\xc8\v2.31\bin;<br>C:\Program Files\PuTTY\;<br>C:\Program Files\WinMerge;<br>C:\Program Files\dotnet\;<br>C:\Program Files (x86)\NVIDIA Corporation\PhysX\Common;<br>C:\Users\zanek\AppData\Local\Microsoft\WindowsApps;<br>C:\Users\zanek\AppData\Local\GitHubDesktop\bin;<br>C:\altera\13.0sp1\modelsim_ase\win32aloem;<br>C:\Users\zanek\.dotnet\tools;<br>C:\Program Files (x86)\Skyworks\ClockBuilder Pro\Bin</td>
|
|
<td>C:\Xilinx\14.7\ISE_DS\ISE\\lib\nt;<br>C:\Xilinx\14.7\ISE_DS\ISE\\bin\nt;<br>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt;<br>C:\Xilinx\14.7\ISE_DS\ISE\lib\nt;<br>C:\Xilinx\14.7\ISE_DS\ISE\..\..\..\DocNav;<br>C:\Xilinx\14.7\ISE_DS\PlanAhead\bin;<br>C:\Xilinx\14.7\ISE_DS\EDK\bin\nt;<br>C:\Xilinx\14.7\ISE_DS\EDK\lib\nt;<br>C:\Xilinx\14.7\ISE_DS\EDK\gnu\microblaze\nt\bin;<br>C:\Xilinx\14.7\ISE_DS\EDK\gnu\powerpc-eabi\nt\bin;<br>C:\Xilinx\14.7\ISE_DS\EDK\gnuwin\bin;<br>C:\Xilinx\14.7\ISE_DS\EDK\gnu\arm\nt\bin;<br>C:\Xilinx\14.7\ISE_DS\EDK\gnu\microblaze\linux_toolchain\nt_be\bin;<br>C:\Xilinx\14.7\ISE_DS\EDK\gnu\microblaze\linux_toolchain\nt_le\bin;<br>C:\Xilinx\14.7\ISE_DS\common\bin\nt;<br>C:\Xilinx\14.7\ISE_DS\common\lib\nt;<br>C:\Program Files (x86)\Common Files\Oracle\Java\javapath;<br>C:\ispLEVER_Classic2_0\ispcpld\bin;<br>C:\ispLEVER_Classic2_0\ispFPGA\bin\nt;<br>C:\ispLEVER_Classic2_0\active-hdl\BIN;<br>C:\WinAVR-20100110\bin;<br>C:\WinAVR-20100110\utils\bin;<br>C:\Windows\system32;<br>C:\Windows;<br>C:\Windows\System32\Wbem;<br>C:\Windows\System32\WindowsPowerShell\v1.0\;<br>C:\Windows\System32\OpenSSH\;<br>C:\Program Files\Microchip\xc8\v2.31\bin;<br>C:\Program Files\PuTTY\;<br>C:\Program Files\WinMerge;<br>C:\Program Files\dotnet\;<br>C:\Program Files (x86)\NVIDIA Corporation\PhysX\Common;<br>C:\Users\zanek\AppData\Local\Microsoft\WindowsApps;<br>C:\Users\zanek\AppData\Local\GitHubDesktop\bin;<br>C:\altera\13.0sp1\modelsim_ase\win32aloem;<br>C:\Users\zanek\.dotnet\tools;<br>C:\Program Files (x86)\Skyworks\ClockBuilder Pro\Bin</td>
|
|
</tr>
|
|
<tr>
|
|
<td>XILINX</td>
|
|
<td>C:\Xilinx\14.7\ISE_DS\ISE\</td>
|
|
<td>C:\Xilinx\14.7\ISE_DS\ISE\</td>
|
|
</tr>
|
|
<tr>
|
|
<td>XILINX_DSP</td>
|
|
<td>C:\Xilinx\14.7\ISE_DS\ISE</td>
|
|
<td>C:\Xilinx\14.7\ISE_DS\ISE</td>
|
|
</tr>
|
|
<tr>
|
|
<td>XILINX_EDK</td>
|
|
<td>C:\Xilinx\14.7\ISE_DS\EDK</td>
|
|
<td>C:\Xilinx\14.7\ISE_DS\EDK</td>
|
|
</tr>
|
|
<tr>
|
|
<td>XILINX_PLANAHEAD</td>
|
|
<td>C:\Xilinx\14.7\ISE_DS\PlanAhead</td>
|
|
<td>C:\Xilinx\14.7\ISE_DS\PlanAhead</td>
|
|
</tr>
|
|
</TABLE>
|
|
<A NAME="Synthesis Property Settings"></A>
|
|
<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
|
|
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
|
|
<TD ALIGN=CENTER COLSPAN='4'><B>Synthesis Property Settings </B></TD>
|
|
</tr>
|
|
<tr bgcolor='#ffff99'>
|
|
<td><b>Switch Name</b></td>
|
|
<td><b>Property Name</b></td>
|
|
<td><b>Value</b></td>
|
|
<td><b>Default Value</b></td>
|
|
</tr>
|
|
<tr>
|
|
<td>-ifn</td>
|
|
<td> </td>
|
|
<td>MXSE.prj</td>
|
|
<td> </td>
|
|
</tr>
|
|
<tr>
|
|
<td>-ifmt</td>
|
|
<td> </td>
|
|
<td>mixed</td>
|
|
<td>MIXED</td>
|
|
</tr>
|
|
<tr>
|
|
<td>-ofn</td>
|
|
<td> </td>
|
|
<td>MXSE</td>
|
|
<td> </td>
|
|
</tr>
|
|
<tr>
|
|
<td>-ofmt</td>
|
|
<td> </td>
|
|
<td>NGC</td>
|
|
<td>NGC</td>
|
|
</tr>
|
|
<tr>
|
|
<td>-p</td>
|
|
<td> </td>
|
|
<td>xc9500xl</td>
|
|
<td> </td>
|
|
</tr>
|
|
<tr>
|
|
<td>-top</td>
|
|
<td> </td>
|
|
<td>MXSE</td>
|
|
<td> </td>
|
|
</tr>
|
|
<tr>
|
|
<td>-opt_mode</td>
|
|
<td>Optimization Goal</td>
|
|
<td>Speed</td>
|
|
<td>SPEED</td>
|
|
</tr>
|
|
<tr>
|
|
<td>-opt_level</td>
|
|
<td>Optimization Effort</td>
|
|
<td>1</td>
|
|
<td>1</td>
|
|
</tr>
|
|
<tr>
|
|
<td>-iuc</td>
|
|
<td>Use synthesis Constraints File</td>
|
|
<td>NO</td>
|
|
<td>NO</td>
|
|
</tr>
|
|
<tr>
|
|
<td>-keep_hierarchy</td>
|
|
<td>Keep Hierarchy</td>
|
|
<td>Yes</td>
|
|
<td>YES</td>
|
|
</tr>
|
|
<tr>
|
|
<td>-netlist_hierarchy</td>
|
|
<td>Netlist Hierarchy</td>
|
|
<td>As_Optimized</td>
|
|
<td>as_optimized</td>
|
|
</tr>
|
|
<tr>
|
|
<td>-rtlview</td>
|
|
<td>Generate RTL Schematic</td>
|
|
<td>Yes</td>
|
|
<td>NO</td>
|
|
</tr>
|
|
<tr>
|
|
<td>-bus_delimiter</td>
|
|
<td>Bus Delimiter</td>
|
|
<td><></td>
|
|
<td><></td>
|
|
</tr>
|
|
<tr>
|
|
<td>-verilog2001</td>
|
|
<td>Verilog 2001</td>
|
|
<td>YES</td>
|
|
<td>YES</td>
|
|
</tr>
|
|
<tr>
|
|
<td>-fsm_extract</td>
|
|
<td> </td>
|
|
<td>YES</td>
|
|
<td>YES</td>
|
|
</tr>
|
|
<tr>
|
|
<td>-fsm_encoding</td>
|
|
<td> </td>
|
|
<td>Auto</td>
|
|
<td>AUTO</td>
|
|
</tr>
|
|
<tr>
|
|
<td>-safe_implementation</td>
|
|
<td> </td>
|
|
<td>No</td>
|
|
<td>NO</td>
|
|
</tr>
|
|
<tr>
|
|
<td>-resource_sharing</td>
|
|
<td> </td>
|
|
<td>YES</td>
|
|
<td>YES</td>
|
|
</tr>
|
|
<tr>
|
|
<td>-iobuf</td>
|
|
<td> </td>
|
|
<td>YES</td>
|
|
<td>YES</td>
|
|
</tr>
|
|
<tr>
|
|
<td>-equivalent_register_removal</td>
|
|
<td> </td>
|
|
<td>YES</td>
|
|
<td>YES</td>
|
|
</tr>
|
|
</TABLE>
|
|
<A NAME="Translation Property Settings"></A>
|
|
<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
|
|
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
|
|
<TD ALIGN=CENTER COLSPAN='4'><B>Translation Property Settings </B></TD>
|
|
</tr>
|
|
<tr bgcolor='#ffff99'>
|
|
<td><b>Switch Name</b></td>
|
|
<td><b>Property Name</b></td>
|
|
<td><b>Value</b></td>
|
|
<td><b>Default Value</b></td>
|
|
</tr>
|
|
<tr>
|
|
<td>-intstyle</td>
|
|
<td> </td>
|
|
<td>ise</td>
|
|
<td>None</td>
|
|
</tr>
|
|
<tr>
|
|
<td>-dd</td>
|
|
<td> </td>
|
|
<td>_ngo</td>
|
|
<td>None</td>
|
|
</tr>
|
|
<tr>
|
|
<td>-p</td>
|
|
<td> </td>
|
|
<td>xc95144xl-TQ100-10</td>
|
|
<td>None</td>
|
|
</tr>
|
|
<tr>
|
|
<td>-uc</td>
|
|
<td> </td>
|
|
<td>MXSE.ucf</td>
|
|
<td>None</td>
|
|
</tr>
|
|
</TABLE>
|
|
<A NAME="Operating System Information"></A>
|
|
<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
|
|
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
|
|
<TD ALIGN=CENTER COLSPAN='3'><B> Operating System Information </B></TD>
|
|
</tr>
|
|
<tr bgcolor='#ffff99'>
|
|
<td><b>Operating System Information</b></td>
|
|
<td><b>xst</b></td>
|
|
<td><b>ngdbuild</b></td>
|
|
</tr>
|
|
<tr>
|
|
<td>CPU Architecture/Speed</td>
|
|
<td>Intel(R) Core(TM) i7-4770K CPU @ 3.50GHz/3500 MHz</td>
|
|
<td>Intel(R) Core(TM) i7-4770K CPU @ 3.50GHz/3500 MHz</td>
|
|
</tr>
|
|
<tr>
|
|
<td>Host</td>
|
|
<td>ZanePC</td>
|
|
<td>ZanePC</td>
|
|
</tr>
|
|
<tr>
|
|
<td>OS Name</td>
|
|
<td>Microsoft , 64-bit</td>
|
|
<td>Microsoft , 64-bit</td>
|
|
</tr>
|
|
<tr>
|
|
<td>OS Release</td>
|
|
<td>major release (build 9200)</td>
|
|
<td>major release (build 9200)</td>
|
|
</tr>
|
|
</TABLE>
|
|
</BODY> </HTML> |