mirror of
https://github.com/garrettsworkshop/Warp-SE.git
synced 2024-06-01 05:41:29 +00:00
33 lines
2.1 KiB
Plaintext
33 lines
2.1 KiB
Plaintext
WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
|
|
use the default filename of 'WarpSE.ise'.
|
|
INFO:Cpld - Inferring BUFG constraint for signal 'C16M' based upon the LOC
|
|
constraint 'P22'. It is recommended that you declare this BUFG explicitedly
|
|
in your design. Note that for certain device families the output of a BUFG
|
|
constraint can not drive a gated clock, and the BUFG constraint will be
|
|
ignored.
|
|
INFO:Cpld - Inferring BUFG constraint for signal 'C8M' based upon the LOC
|
|
constraint 'P23'. It is recommended that you declare this BUFG explicitedly
|
|
in your design. Note that for certain device families the output of a BUFG
|
|
constraint can not drive a gated clock, and the BUFG constraint will be
|
|
ignored.
|
|
INFO:Cpld - Inferring BUFG constraint for signal 'FCLK' based upon the LOC
|
|
constraint 'P27'. It is recommended that you declare this BUFG explicitedly
|
|
in your design. Note that for certain device families the output of a BUFG
|
|
constraint can not drive a gated clock, and the BUFG constraint will be
|
|
ignored.
|
|
WARNING:Cpld:1007 - Removing unused input(s) 'C20MEN'. The input(s) are unused
|
|
after optimization. Please verify functionality via simulation.
|
|
WARNING:Cpld:1007 - Removing unused input(s) 'SW<1>'. The input(s) are unused
|
|
after optimization. Please verify functionality via simulation.
|
|
WARNING:Cpld:1007 - Removing unused input(s) 'SW<2>'. The input(s) are unused
|
|
after optimization. Please verify functionality via simulation.
|
|
WARNING:Cpld:1007 - Removing unused input(s) 'SW<3>'. The input(s) are unused
|
|
after optimization. Please verify functionality via simulation.
|
|
WARNING:Cpld:1007 - Removing unused input(s) 'nBG_IOB'. The input(s) are unused
|
|
after optimization. Please verify functionality via simulation.
|
|
ERROR:Cpld:892 - Cannot place signal iobm/IOS_FSM_FFd4. Consider reducing the
|
|
collapsing input limit or the product term limit to prevent the fitter from
|
|
creating high input and/or high product term functions.
|
|
ERROR:Cpld:868 - Cannot fit the design into any of the specified devices with
|
|
the selected implementation options.
|