Macintosh-Tools/dingusppc
1
0
Fork 0
mirror of https://github.com/dingusdev/dingusppc.git synced 2025-01-11 05:29:43 +00:00
Code Issues Projects Releases Wiki Activity

Fix CR1 updates for floating-point instructions.

Browse Source
This commit is contained in:
Maxim Poliakovski 2023-11-28 16:29:51 +01:00
parent dd454689e0
commit 47e0c23e64
1 changed files with 9 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
cpu/ppc/ppcfpopcodes.cpp
View File

@ -141,7 +141,8 @@ void fp_save_uint32(uint32_t entry) {
} }
void ppc_fp_changecrf1() { void ppc_fp_changecrf1() {
ppc_state.fpscr |= 0xf0000000; // copy FPSCR[FX|FEX|VX|OX] to CR1
ppc_state.cr = (ppc_state.cr & 0xF0FFFFFFUL) | ((ppc_state.fpscr >> 4) & 0x0F000000);
} }
int64_t round_to_nearest(double f) { int64_t round_to_nearest(double f) {
@ -188,7 +189,7 @@ void ppc_confirm_inf_nan(int chosen_reg_1, int chosen_reg_2, bool rc_flag = fals
case FPOP::SUB: case FPOP::SUB:
if (std::isinf(input_a) && std::isinf(input_b)) { if (std::isinf(input_a) && std::isinf(input_b)) {
ppc_state.fpscr |= (FPSCR::FX | FPSCR::VXISI); ppc_state.fpscr |= (FPSCR::FX | FPSCR::VXISI);
} }
if (std::isnan(input_a) && std::isnan(input_b)) { if (std::isnan(input_a) && std::isnan(input_b)) {
ppc_state.fpscr |= (FPSCR::FX | FPSCR::VXISI); ppc_state.fpscr |= (FPSCR::FX | FPSCR::VXISI);
} }
@ -210,7 +211,7 @@ void ppc_confirm_inf_nan(int chosen_reg_1, int chosen_reg_2, bool rc_flag = fals
if (std::isnan(input_a) && std::isnan(input_b)) { if (std::isnan(input_a) && std::isnan(input_b)) {
ppc_state.fpscr |= (FPSCR::FX); ppc_state.fpscr |= (FPSCR::FX);
} }
update_fex(); update_fex();
break; break;
} }
@ -266,7 +267,7 @@ void dppc_interpreter::ppc_fadd() {
if (std::isnan(val_reg_a) || std::isnan(val_reg_b)) { if (std::isnan(val_reg_a) || std::isnan(val_reg_b)) {
ppc_state.fpscr |= FPCC_FUNAN; ppc_state.fpscr |= FPCC_FUNAN;
ppc_confirm_inf_nan<double, ADD>(reg_a, reg_b, rc_flag); ppc_confirm_inf_nan<double, ADD>(reg_a, reg_b, rc_flag);
} }
ppc_dblresult64_d = double(val_reg_a + val_reg_b); ppc_dblresult64_d = double(val_reg_a + val_reg_b);
ppc_store_dfpresult_flt(reg_d); ppc_store_dfpresult_flt(reg_d);
@ -283,7 +284,7 @@ void dppc_interpreter::ppc_fsub() {
ppc_state.fpscr |= FPCC_FUNAN; ppc_state.fpscr |= FPCC_FUNAN;
ppc_confirm_inf_nan<double, SUB>(reg_a, reg_b, rc_flag); ppc_confirm_inf_nan<double, SUB>(reg_a, reg_b, rc_flag);
} }
ppc_dblresult64_d = double(val_reg_a - val_reg_b); ppc_dblresult64_d = double(val_reg_a - val_reg_b);
ppc_store_dfpresult_flt(reg_d); ppc_store_dfpresult_flt(reg_d);
fpresult_update(ppc_dblresult64_d, rc_flag); fpresult_update(ppc_dblresult64_d, rc_flag);
@ -459,7 +460,7 @@ void dppc_interpreter::ppc_fmuls() {
void dppc_interpreter::ppc_fmadds() { void dppc_interpreter::ppc_fmadds() {
ppc_grab_regsfpdabc(); ppc_grab_regsfpdabc();
if (std::isnan(val_reg_a) || std::isnan(val_reg_c)) { if (std::isnan(val_reg_a) || std::isnan(val_reg_c)) {
ppc_confirm_inf_nan<double, MUL>(reg_a, reg_c, rc_flag); ppc_confirm_inf_nan<double, MUL>(reg_a, reg_c, rc_flag);
} }
@ -520,7 +521,7 @@ void dppc_interpreter::ppc_fnmadds() {
void dppc_interpreter::ppc_fnmsubs() { void dppc_interpreter::ppc_fnmsubs() {
ppc_grab_regsfpdabc(); ppc_grab_regsfpdabc();
if (std::isnan(val_reg_a) || std::isnan(val_reg_c)) { if (std::isnan(val_reg_a) || std::isnan(val_reg_c)) {
ppc_confirm_inf_nan<double, MUL>(reg_a, reg_c, rc_flag); ppc_confirm_inf_nan<double, MUL>(reg_a, reg_c, rc_flag);
} }
@ -585,7 +586,7 @@ void dppc_interpreter::ppc_fsel() {
} }
void dppc_interpreter::ppc_fsqrt() { void dppc_interpreter::ppc_fsqrt() {
ppc_grab_regsfpdb(); ppc_grab_regsfpdb();
double testd2 = (double)(GET_FPR(reg_b)); double testd2 = (double)(GET_FPR(reg_b));
ppc_dblresult64_d = std::sqrt(testd2); ppc_dblresult64_d = std::sqrt(testd2);
ppc_store_dfpresult_flt(reg_d); ppc_store_dfpresult_flt(reg_d);