mirror of
https://github.com/dingusdev/dingusppc.git
synced 2024-06-26 14:29:31 +00:00
113 lines
2.8 KiB
C++
113 lines
2.8 KiB
C++
/*
|
|
DingusPPC - The Experimental PowerPC Macintosh emulator
|
|
Copyright (C) 2018-23 divingkatae and maximum
|
|
(theweirdo) spatium
|
|
|
|
(Contact divingkatae#1017 or powermax#2286 on Discord for more info)
|
|
|
|
This program is free software: you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation, either version 3 of the License, or
|
|
(at your option) any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program. If not, see <https://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
/** @file MESH (Macintosh Enhanced SCSI Hardware) controller definitions. */
|
|
|
|
#ifndef MESH_H
|
|
#define MESH_H
|
|
|
|
#include <devices/common/hwcomponent.h>
|
|
#include <devices/common/scsi/scsi.h>
|
|
|
|
#include <cinttypes>
|
|
#include <memory>
|
|
|
|
// Chip ID returned by the MESH cell inside the Heathrow ASIC
|
|
#define HeathrowMESHID 4
|
|
|
|
namespace MeshScsi {
|
|
|
|
// MESH registers offsets.
|
|
enum MeshReg : uint8_t {
|
|
XferCount0 = 0,
|
|
XferCount1 = 1,
|
|
FIFO = 2,
|
|
Sequence = 3,
|
|
BusStatus0 = 4,
|
|
BusStatus1 = 5,
|
|
FIFOCount = 6,
|
|
Exception = 7,
|
|
Error = 8,
|
|
IntMask = 9,
|
|
Interrupt = 0xA,
|
|
SourceID = 0xB,
|
|
DestID = 0xC,
|
|
SyncParms = 0xD,
|
|
MeshID = 0xE,
|
|
SelTimeOut = 0xF
|
|
};
|
|
|
|
// MESH Sequencer commands.
|
|
enum SeqCmd : uint8_t {
|
|
NoOperation = 0,
|
|
Arbitrate = 1,
|
|
ResetMesh = 0xE,
|
|
};
|
|
|
|
// Interrupt register bits.
|
|
enum {
|
|
INT_CMD_DONE = 1 << 0,
|
|
INT_EXCEPTION = 1 << 1,
|
|
INT_ERROR = 1 << 2,
|
|
INT_MASK = INT_CMD_DONE | INT_EXCEPTION | INT_ERROR
|
|
};
|
|
|
|
}; // namespace MeshScsi
|
|
|
|
class MeshController : public HWComponent {
|
|
public:
|
|
MeshController(uint8_t mesh_id) {
|
|
supports_types(HWCompType::SCSI_HOST | HWCompType::SCSI_DEV);
|
|
this->chip_id = mesh_id;
|
|
this->reset(true);
|
|
};
|
|
~MeshController() = default;
|
|
|
|
static std::unique_ptr<HWComponent> create() {
|
|
return std::unique_ptr<MeshController>(new MeshController(HeathrowMESHID));
|
|
}
|
|
|
|
// MESH registers access
|
|
uint8_t read(uint8_t reg_offset);
|
|
void write(uint8_t reg_offset, uint8_t value);
|
|
|
|
// HWComponent methods
|
|
int device_postinit();
|
|
|
|
protected:
|
|
void reset(bool is_hard_reset);
|
|
void perform_command(const uint8_t cmd);
|
|
|
|
private:
|
|
uint8_t chip_id;
|
|
uint8_t int_mask;
|
|
uint8_t int_stat = 0;
|
|
uint8_t sync_params;
|
|
uint8_t src_id;
|
|
uint8_t dst_id;
|
|
uint8_t cur_cmd;
|
|
|
|
ScsiBus* bus_obj;
|
|
uint16_t bus_stat;
|
|
};
|
|
|
|
#endif // MESH_H
|