Macintosh-Tools/macemu
1
0
Fork 0
mirror of https://github.com/kanjitalk755/macemu.git synced 2024-10-13 11:23:51 +00:00
Code Issues Projects Releases Wiki Activity

Fix CMOV emulation on x86_64 in case the CPU doesn't support that instruction

Browse Source 
(which is very unlikely).
This commit is contained in:
gbeauche 2007-01-14 13:23:36 +00:00
parent 8d2f2a335b
commit 3c100abdb2
1 changed files with 15 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

30
BasiliskII/src/uae_cpu/compiler/codegen_x86.cpp
View File

@ -528,12 +528,10 @@ LOWFUNC(READ,NONE,3,raw_cmov_l_rr,(RW4 d, R4 s, IMM cc))
if (have_cmov)
CMOVLrr(cc, s, d);
else { /* replacement using branch and mov */
#if defined(__x86_64__)
write_log("x86-64 implementations are bound to have CMOV!\n");
abort();
#endif
JCCSii(cc^1, 2);
int8 *target_p = (int8 *)x86_get_target() + 1;
JCCSii(cc^1, 0);
MOVLrr(s, d);
*target_p = (uintptr)x86_get_target() - ((uintptr)target_p + 1);
}
}
LENDFUNC(READ,NONE,3,raw_cmov_l_rr,(RW4 d, R4 s, IMM cc))
@ -701,12 +699,10 @@ LOWFUNC(NONE,READ,5,raw_cmov_l_rm_indexed,(W4 d, IMM base, R4 index, IMM factor,
if (have_cmov)
ADDR32 CMOVLmr(cond, base, X86_NOREG, index, factor, d);
else { /* replacement using branch and mov */
#if defined(__x86_64__)
write_log("x86-64 implementations are bound to have CMOV!\n");
abort();
#endif
JCCSii(cond^1, 7);
int8 *target_p = (int8 *)x86_get_target() + 1;
JCCSii(cond^1, 0);
ADDR32 MOVLmr(base, X86_NOREG, index, factor, d);
*target_p = (uintptr)x86_get_target() - ((uintptr)target_p + 1);
}
}
LENDFUNC(NONE,READ,5,raw_cmov_l_rm_indexed,(W4 d, IMM base, R4 index, IMM factor, IMM cond))
@ -716,12 +712,10 @@ LOWFUNC(NONE,READ,3,raw_cmov_l_rm,(W4 d, IMM mem, IMM cond))
if (have_cmov)
CMOVLmr(cond, mem, X86_NOREG, X86_NOREG, 1, d);
else { /* replacement using branch and mov */
#if defined(__x86_64__)
write_log("x86-64 implementations are bound to have CMOV!\n");
abort();
#endif
JCCSii(cond^1, 6);
int8 *target_p = (int8 *)x86_get_target() + 1;
JCCSii(cond^1, 0);
MOVLmr(mem, X86_NOREG, X86_NOREG, 1, d);
*target_p = (uintptr)x86_get_target() - ((uintptr)target_p + 1);
}
}
LENDFUNC(NONE,READ,3,raw_cmov_l_rm,(W4 d, IMM mem, IMM cond))
@ -3936,6 +3930,12 @@ raw_init_cpu(void)
/* Have CMOV support? */
have_cmov = c->x86_hwcap & (1 << 15);
#if defined(__x86_64__)
if (!have_cmov) {
write_log("x86-64 implementations are bound to have CMOV!\n");
abort();
}
#endif
/* Can the host CPU suffer from partial register stalls? */
have_rat_stall = (c->x86_vendor == X86_VENDOR_INTEL);