AppleIISd/VHDL/AppleIISd.npl

26 lines
533 B
Plaintext
Raw Normal View History

2017-05-06 15:31:51 +00:00
JDF G
// Created by Project Navigator ver 1.0
2017-07-05 17:41:29 +00:00
PROJECT AppleIISd
DESIGN appleiisd
2017-05-06 15:31:51 +00:00
DEVFAM xc9500xl
DEVFAMTIME 0
DEVICE xc9572xl
DEVICETIME 1468568184
DEVPKG PC44
DEVPKGTIME 1475334247
DEVSPEED -10
DEVSPEEDTIME 1469967516
DEVTOPLEVELMODULETYPE HDL
TOPLEVELMODULETYPETIME 0
DEVSYNTHESISTOOL XST (VHDL/Verilog)
SYNTHESISTOOLTIME 0
DEVSIMULATOR Other
SIMULATORTIME 0
DEVGENERATEDSIMULATIONMODEL VHDL
GENERATEDSIMULATIONMODELTIME 0
2017-07-05 17:41:29 +00:00
SOURCE AppleIISd.vhd
SOURCE AddressDecoder.sch
DEPASSOC appleiisd AppleIISd.ucf
2017-05-06 15:31:51 +00:00
[STRATEGY-LIST]
Normal=True