2017-08-27 10:21:26 +00:00
|
|
|
#ignore OS noise
|
|
|
|
|
|
|
|
|
|
Thumbs.db
|
|
|
|
|
.DS_Store
|
|
|
|
|
|
2017-11-25 23:19:35 +00:00
|
|
|
#Ignore files build by Visual Studio
|
|
|
|
|
*.obj
|
|
|
|
|
*.exe
|
|
|
|
|
*.pdb
|
|
|
|
|
*.user
|
|
|
|
|
*.aps
|
|
|
|
|
*.pch
|
|
|
|
|
*.vspscc
|
|
|
|
|
*_i.c
|
|
|
|
|
*_p.c
|
|
|
|
|
*.ncb
|
|
|
|
|
*.suo
|
|
|
|
|
*.tlb
|
|
|
|
|
*.tlh
|
|
|
|
|
*.bak
|
|
|
|
|
*.cache
|
|
|
|
|
*.ilk
|
|
|
|
|
*.log
|
|
|
|
|
[Bb]in
|
|
|
|
|
[Dd]ebug*/
|
|
|
|
|
*.lib
|
|
|
|
|
*.sbr
|
|
|
|
|
obj/
|
|
|
|
|
[Rr]elease*/
|
|
|
|
|
_ReSharper*/
|
|
|
|
|
[Tt]est[Rr]esult*
|
|
|
|
|
|
|
|
|
|
*.opendb
|
|
|
|
|
**/Debug
|
|
|
|
|
*.db
|
|
|
|
|
*.dbg
|
|
|
|
|
*.lbl
|
|
|
|
|
*.map
|
|
|
|
|
Makefile\.options
|
|
|
|
|
|
2017-08-27 10:21:26 +00:00
|
|
|
# Ignore list for Eagle, a PCB layout tool
|
|
|
|
|
|
|
|
|
|
# Backup files
|
|
|
|
|
*.s#?
|
|
|
|
|
*.b#?
|
|
|
|
|
*.l#?
|
|
|
|
|
|
|
|
|
|
# Eagle project file
|
|
|
|
|
# It contains a serial number and references to the file structure
|
|
|
|
|
# on your computer.
|
|
|
|
|
# comment the following line if you want to have your project file included.
|
|
|
|
|
eagle.epf
|
|
|
|
|
|
|
|
|
|
# Autorouter files
|
|
|
|
|
*.pro
|
|
|
|
|
*.job
|
|
|
|
|
|
|
|
|
|
# CAM files
|
|
|
|
|
*.$$$
|
|
|
|
|
*.cmp
|
|
|
|
|
*.ly2
|
|
|
|
|
*.l15
|
|
|
|
|
*.sol
|
|
|
|
|
*.plc
|
|
|
|
|
*.stc
|
|
|
|
|
*.sts
|
|
|
|
|
*.crc
|
|
|
|
|
*.crs
|
|
|
|
|
|
|
|
|
|
*.dri
|
|
|
|
|
*.drl
|
|
|
|
|
*.gpi
|
|
|
|
|
*.pls
|
|
|
|
|
|
|
|
|
|
*.drd
|
|
|
|
|
*.drd.*
|
|
|
|
|
|
|
|
|
|
*.info
|
|
|
|
|
|
|
|
|
|
*.eps
|
|
|
|
|
|
|
|
|
|
*.?$?
|
|
|
|
|
|
|
|
|
|
# file locks introduced since 7.x
|
|
|
|
|
*.lck
|
|
|
|
|
|
|
|
|
|
# Xilinx ISE
|
|
|
|
|
# intermediate build files
|
|
|
|
|
*.bgn
|
|
|
|
|
*.bit
|
|
|
|
|
*.bld
|
|
|
|
|
*.cmd_log
|
|
|
|
|
*.drc
|
|
|
|
|
*.ll
|
|
|
|
|
*.lso
|
|
|
|
|
*.msd
|
|
|
|
|
*.msk
|
|
|
|
|
*.ncd
|
|
|
|
|
*.ngc
|
|
|
|
|
*.ngd
|
|
|
|
|
*.ngr
|
|
|
|
|
*.pad
|
|
|
|
|
*.par
|
|
|
|
|
*.pcf
|
|
|
|
|
*.prj
|
|
|
|
|
*.ptwx
|
|
|
|
|
*.rbb
|
|
|
|
|
*.rbd
|
|
|
|
|
*.stx
|
|
|
|
|
*.syr
|
|
|
|
|
*.twr
|
|
|
|
|
*.twx
|
|
|
|
|
*.unroutes
|
|
|
|
|
*.ut
|
|
|
|
|
*.xpi
|
|
|
|
|
*.xst
|
|
|
|
|
*_bitgen.xwbt
|
|
|
|
|
*_envsettings.html
|
|
|
|
|
*_map.map
|
|
|
|
|
*_map.mrp
|
|
|
|
|
*_map.ngm
|
|
|
|
|
*_map.xrpt
|
|
|
|
|
*_ngdbuild.xrpt
|
|
|
|
|
*_pad.csv
|
|
|
|
|
*_pad.txt
|
|
|
|
|
*_par.xrpt
|
|
|
|
|
*_summary.html
|
|
|
|
|
*_summary.xml
|
|
|
|
|
*_usage.xml
|
|
|
|
|
*_xst.xrpt
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
*.log
|
|
|
|
|
*.svf
|
|
|
|
|
*.scr
|
|
|
|
|
*.cmd
|
|
|
|
|
*.bak
|
|
|
|
|
*.lso
|
|
|
|
|
*.elf
|
|
|
|
|
*.ace
|
|
|
|
|
*~
|
|
|
|
|
*#
|
|
|
|
|
*.swp
|
|
|
|
|
*.ini
|
|
|
|
|
*.html
|
|
|
|
|
*.vhi
|
|
|
|
|
*.wdb
|
|
|
|
|
*.stx
|
|
|
|
|
*.xmsgs
|
|
|
|
|
*.xreport
|
|
|
|
|
*.exe
|
|
|
|
|
*.cmd_log
|
|
|
|
|
*_beh.prj
|
|
|
|
|
*.ncd
|
|
|
|
|
isim
|
|
|
|
|
db
|
|
|
|
|
incremental_db
|
|
|
|
|
work
|
|
|
|
|
*.cr.mti
|
|
|
|
|
vsim.wlf
|
|
|
|
|
transcript
|
|
|
|
|
webtalk.log
|
|
|
|
|
webtalk_impact.xml
|
|
|
|
|
pepExtractor.prj
|
|
|
|
|
impact.xsl
|
|
|
|
|
impact_impact.xwbt
|
|
|
|
|
|
|
|
|
|
spi6502b_html*/
|
|
|
|
|
__projnav*/
|
|
|
|
|
|
|
|
|
|
# iMPACT generated files
|
|
|
|
|
_impactbatch.log
|
|
|
|
|
impact.xsl
|
|
|
|
|
impact_impact.xwbt
|
|
|
|
|
ise_impact.cmd
|
|
|
|
|
webtalk_impact.xml
|
|
|
|
|
|
|
|
|
|
# Core Generator generated files
|
|
|
|
|
xaw2verilog.log
|
|
|
|
|
|
|
|
|
|
# project-wide generated files
|
|
|
|
|
*.gise
|
|
|
|
|
par_usage_statistics.html
|
|
|
|
|
usage_statistics_webtalk.html
|
|
|
|
|
webtalk.log
|
|
|
|
|
webtalk_pn.xml
|
|
|
|
|
|
|
|
|
|
# generated folders
|
|
|
|
|
iseconfig/
|
|
|
|
|
xlnx_auto_0_xdb/
|
|
|
|
|
xst/
|
|
|
|
|
_ngo/
|
|
|
|
|
_xmsgs/
|
2017-08-30 23:07:34 +00:00
|
|
|
VHDL/*_html
|
2017-08-27 10:21:26 +00:00
|
|
|
VHDL/*.vhf
|
|
|
|
|
VHDL/*.dhp
|
|
|
|
|
VHDL/*.gyd
|
|
|
|
|
VHDL/*.mfd
|
|
|
|
|
VHDL/*.pnx
|
|
|
|
|
VHDL/*.rpt
|
|
|
|
|
VHDL/*.untf
|
|
|
|
|
VHDL/*.vm6
|
|
|
|
|
VHDL/*.xml
|
|
|
|
|
VHDL/*.err
|
|
|
|
|
VHDL/*.lfp
|
|
|
|
|
|
|
|
|
|
Hardware/SD_A2\.b\$1
|
2017-08-30 23:07:34 +00:00
|
|
|
|
2017-09-10 12:07:23 +00:00
|
|
|
|
|
|
|
|
*.vf
|
|
|
|
|
|
|
|
|
|
*.nga
|
|
|
|
|
|
|
|
|
|
*.tspec
|
2017-11-25 23:19:35 +00:00
|
|
|
|
2019-02-14 19:37:35 +00:00
|
|
|
|
|
|
|
|
VHDL/_pace\.ucf
|
2019-06-02 17:28:51 +00:00
|
|
|
|
|
|
|
|
VHDL/AppleIISd\.tim
|
|
|
|
|
|
|
|
|
|
VHDL/AppleIISd\.jed
|
2020-06-04 11:02:00 +00:00
|
|
|
|
|
|
|
|
Firmware/AppleIISd.bin
|
