2017-05-06 15:31:51 +00:00
|
|
|
JDF G
|
|
|
|
|
// Created by Project Navigator ver 1.0
|
|
|
|
|
PROJECT spi65
|
|
|
|
|
DESIGN spi65
|
|
|
|
|
DEVFAM xc9500xl
|
|
|
|
|
DEVFAMTIME 0
|
|
|
|
|
DEVICE xc9572xl
|
|
|
|
|
DEVICETIME 1468568184
|
|
|
|
|
DEVPKG PC44
|
|
|
|
|
DEVPKGTIME 1475334247
|
|
|
|
|
DEVSPEED -10
|
|
|
|
|
DEVSPEEDTIME 1469967516
|
|
|
|
|
DEVTOPLEVELMODULETYPE HDL
|
|
|
|
|
TOPLEVELMODULETYPETIME 0
|
|
|
|
|
DEVSYNTHESISTOOL XST (VHDL/Verilog)
|
|
|
|
|
SYNTHESISTOOLTIME 0
|
|
|
|
|
DEVSIMULATOR Other
|
|
|
|
|
SIMULATORTIME 0
|
|
|
|
|
DEVGENERATEDSIMULATIONMODEL VHDL
|
|
|
|
|
GENERATEDSIMULATIONMODELTIME 0
|
|
|
|
|
SOURCE SPI6502B1.1.vhd
|
2017-07-05 17:22:02 +00:00
|
|
|
SOURCE address_decoder.sch
|
2017-05-06 15:31:51 +00:00
|
|
|
DEPASSOC spi6502b SPI6502B.ucf
|
|
|
|
|
[STRATEGY-LIST]
|
|
|
|
|
Normal=True
|
