Florian Reitz
|
ab87f81ba8
|
Boot verified for IIgs, IIe 128k and IIe 64k
|
2017-11-29 01:20:44 +01:00 |
|
Florian Reitz
|
741624f3b5
|
IIgs boot working!!!
|
2017-11-26 21:26:15 +01:00 |
|
Florian Reitz
|
4feea40b5d
|
VS2015 project added
|
2017-11-26 00:19:35 +01:00 |
|
Florian Reitz
|
0f92b7cf03
|
Source updated for CC65
|
2017-11-25 23:23:25 +01:00 |
|
Florian Reitz
|
6517f86ce3
|
Load block 0 and 1 on boot
|
2017-11-20 19:13:16 +01:00 |
|
Florian Reitz
|
e9bd383d2e
|
Save and restore ZP locations
Shorter read write loops
|
2017-11-01 16:22:35 +01:00 |
|
Florian Reitz
|
b0df142692
|
Linear addressing from C700, test code added to ram
|
2017-10-22 20:50:14 +02:00 |
|
Florian Reitz
|
9e674fe0c6
|
Hex file for new address mapping
|
2017-10-17 00:06:33 +02:00 |
|
Florian Reitz
|
f20a1d529d
|
Test routine added
|
2017-10-15 16:48:13 +02:00 |
|
Florian Reitz
|
c438775789
|
Check for init failure
|
2017-10-03 17:46:50 +02:00 |
|
Florian Reitz
|
2a06e1ba5d
|
Support for second partition, card detect and write protect added
|
2017-09-09 20:34:24 +02:00 |
|
Florian Reitz
|
30f6b89f2b
|
inited flag in fpga
|
2017-08-27 15:02:58 +02:00 |
|
Florian Reitz
|
f3751b90fb
|
7MHz clock used, read/write improved
reverted to Merlin-8
|
2017-08-27 00:37:54 +02:00 |
|
Florian Reitz
|
6e37a8c482
|
Code updated for Merlin32
|
2017-08-26 13:07:42 +02:00 |
|
Unknown
|
3edc480c74
|
Fix for crc after read command
|
2017-08-13 13:47:20 +02:00 |
|
Unknown
|
ff87291902
|
several fixes, not completely booting
|
2017-08-12 17:56:49 +02:00 |
|
Unknown
|
7d67a7b4d5
|
Several fixes, binary and srec files added
|
2017-08-11 22:59:02 +02:00 |
|