<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE eagle SYSTEM "eagle.dtd">
<eagle version="6.6.0">
<drawing>
<library>
<description>&lt;b&gt;Apple ][ Expansion Card Templates&lt;/b&gt;
&lt;br /&gt;
Dimensions are taken from the Apple IIgs Tech Note #28</description>
<packages>
<package name="A2-50PIN-SL1-3">
<description>&lt;B&gt;Apple ][ Peripheral Card&lt;/B&gt;
&lt;br /&gt;
Standard 50-pin edge connector for Apple ][ systems
&lt;br /&gt;
Dimensions for slot #1 to #3
&lt;br /&gt;
Dimensions taken from Tech Note #28</description>
</package>
<package name="A2-50PIN-SL4-7">
<description>&lt;B&gt;Apple ][ Peripheral Card&lt;/B&gt;
&lt;br /&gt;
Standard 50-pin edge connector for Apple ][ systems
&lt;br /&gt;
Dimensions for slot #4 to #7
&lt;br /&gt;
Dimensions taken from Tech Note #28</description>
</package>
<package name="A2GS-44PIN-MEM">
<description>&lt;B&gt;Apple IIgs Memory Expansion Card&lt;/B&gt;
&lt;br /&gt;
The maximum PCB dimensions for an Apple IIgs Memory Expansion Card
&lt;br /&gt;
Dimensions taken from Tech Note #28</description>
</package>
<package name="A2-50PIN-MINI">
</package>
</packages>
<symbols>
<symbol name="ATPIN">
<pin name="P"/>
</symbol>
</symbols>
<devicesets>
<deviceset name="A2-50PIN" prefix="ST" uservalue="yes">
<description>&lt;B&gt;Apple ][ Peripheral Card Connector&lt;/B&gt;
&lt;br /&gt;
This is the, default, 50-pin connector for slot #1 to #7
&lt;br /&gt;
Pins are laid out as seen from the top of the slot</description>
<gates>
<gate name="_+12V" symbol="ATPIN"/>
<gate name="_D0" symbol="ATPIN"/>
<gate name="_D1" symbol="ATPIN"/>
<gate name="_D2" symbol="ATPIN"/>
<gate name="_D3" symbol="ATPIN"/>
<gate name="_D4" symbol="ATPIN"/>
<gate name="_D5" symbol="ATPIN"/>
<gate name="_D6" symbol="ATPIN"/>
<gate name="_D7" symbol="ATPIN"/>
<gate name="_DEVSELECT\" symbol="ATPIN"/>
<gate name="_00" symbol="ATPIN"/>
<gate name="_USER1" symbol="ATPIN"/>
<gate name="_01" symbol="ATPIN"/>
<gate name="_Q3" symbol="ATPIN"/>
<gate name="_7M" symbol="ATPIN"/>
<gate name="_NC@2" symbol="ATPIN"/>
<gate name="_-5V" symbol="ATPIN"/>
<gate name="_-12V" symbol="ATPIN"/>
<gate name="_INH\" symbol="ATPIN"/>
<gate name="_RES\" symbol="ATPIN"/>
<gate name="_IRQ\" symbol="ATPIN"/>
<gate name="_NMI\" symbol="ATPIN"/>
<gate name="_INT_IN" symbol="ATPIN"/>
<gate name="_DMA_IN" symbol="ATPIN"/>
<gate name="_GND" symbol="ATPIN"/>
<gate name="_IOSELECT\" symbol="ATPIN"/>
<gate name="_A00" symbol="ATPIN"/>
<gate name="_A01" symbol="ATPIN"/>
<gate name="_A02" symbol="ATPIN"/>
<gate name="_A03" symbol="ATPIN"/>
<gate name="_A04" symbol="ATPIN"/>
<gate name="_A05" symbol="ATPIN"/>
<gate name="_A06" symbol="ATPIN"/>
<gate name="_A07" symbol="ATPIN"/>
<gate name="_A08" symbol="ATPIN"/>
<gate name="_A09" symbol="ATPIN"/>
<gate name="_A10" symbol="ATPIN"/>
<gate name="_A11" symbol="ATPIN"/>
<gate name="_A12" symbol="ATPIN"/>
<gate name="_A13" symbol="ATPIN"/>
<gate name="_A14" symbol="ATPIN"/>
<gate name="_A15" symbol="ATPIN"/>
<gate name="_RW" symbol="ATPIN"/>
<gate name="_NC@1" symbol="ATPIN"/>
<gate name="_IOSTR\" symbol="ATPIN"/>
<gate name="_RDY" symbol="ATPIN"/>
<gate name="_DMA\" symbol="ATPIN"/>
<gate name="_INT_OUT" symbol="ATPIN"/>
<gate name="_DMA_OUT" symbol="ATPIN"/>
<gate name="_+5V" symbol="ATPIN"/>
</gates>
<devices>
<device name="SLOT1-3" package="A2-50PIN-SL1-3">
<connects>
<connect gate="_+12V" pin="P" pad="50"/>
<connect gate="_+5V" pin="P" pad="25"/>
<connect gate="_-12V" pin="P" pad="33"/>
<connect gate="_-5V" pin="P" pad="34"/>
<connect gate="_00" pin="P" pad="40"/>
<connect gate="_01" pin="P" pad="38"/>
<connect gate="_7M" pin="P" pad="36"/>
<connect gate="_A00" pin="P" pad="02"/>
<connect gate="_A01" pin="P" pad="03"/>
<connect gate="_A02" pin="P" pad="04"/>
<connect gate="_A03" pin="P" pad="05"/>
<connect gate="_A04" pin="P" pad="06"/>
<connect gate="_A05" pin="P" pad="07"/>
<connect gate="_A06" pin="P" pad="08"/>
<connect gate="_A07" pin="P" pad="09"/>
<connect gate="_A08" pin="P" pad="10"/>
<connect gate="_A09" pin="P" pad="11"/>
<connect gate="_A10" pin="P" pad="12"/>
<connect gate="_A11" pin="P" pad="13"/>
<connect gate="_A12" pin="P" pad="14"/>
<connect gate="_A13" pin="P" pad="15"/>
<connect gate="_A14" pin="P" pad="16"/>
<connect gate="_A15" pin="P" pad="17"/>
<connect gate="_D0" pin="P" pad="49"/>
<connect gate="_D1" pin="P" pad="48"/>
<connect gate="_D2" pin="P" pad="47"/>
<connect gate="_D3" pin="P" pad="46"/>
<connect gate="_D4" pin="P" pad="45"/>
<connect gate="_D5" pin="P" pad="44"/>
<connect gate="_D6" pin="P" pad="43"/>
<connect gate="_D7" pin="P" pad="42"/>
<connect gate="_DEVSELECT\" pin="P" pad="41"/>
<connect gate="_DMA\" pin="P" pad="22"/>
<connect gate="_DMA_IN" pin="P" pad="27"/>
<connect gate="_DMA_OUT" pin="P" pad="24"/>
<connect gate="_GND" pin="P" pad="26"/>
<connect gate="_INH\" pin="P" pad="32"/>
<connect gate="_INT_IN" pin="P" pad="28"/>
<connect gate="_INT_OUT" pin="P" pad="23"/>
<connect gate="_IOSELECT\" pin="P" pad="01"/>
<connect gate="_IOSTR\" pin="P" pad="20"/>
<connect gate="_IRQ\" pin="P" pad="30"/>
<connect gate="_NC@1" pin="P" pad="19"/>
<connect gate="_NC@2" pin="P" pad="35"/>
<connect gate="_NMI\" pin="P" pad="29"/>
<connect gate="_Q3" pin="P" pad="37"/>
<connect gate="_RDY" pin="P" pad="21"/>
<connect gate="_RES\" pin="P" pad="31"/>
<connect gate="_RW" pin="P" pad="18"/>
<connect gate="_USER1" pin="P" pad="39"/>
</connects>
<technologies>
<technology name=""/>
</technologies>
</device>
<device name="SLOT4-7" package="A2-50PIN-SL4-7">
<connects>
<connect gate="_+12V" pin="P" pad="50"/>
<connect gate="_+5V" pin="P" pad="25"/>
<connect gate="_-12V" pin="P" pad="33"/>
<connect gate="_-5V" pin="P" pad="34"/>
<connect gate="_00" pin="P" pad="40"/>
<connect gate="_01" pin="P" pad="38"/>
<connect gate="_7M" pin="P" pad="36"/>
<connect gate="_A00" pin="P" pad="02"/>
<connect gate="_A01" pin="P" pad="03"/>
<connect gate="_A02" pin="P" pad="04"/>
<connect gate="_A03" pin="P" pad="05"/>
<connect gate="_A04" pin="P" pad="06"/>
<connect gate="_A05" pin="P" pad="07"/>
<connect gate="_A06" pin="P" pad="08"/>
<connect gate="_A07" pin="P" pad="09"/>
<connect gate="_A08" pin="P" pad="10"/>
<connect gate="_A09" pin="P" pad="11"/>
<connect gate="_A10" pin="P" pad="12"/>
<connect gate="_A11" pin="P" pad="13"/>
<connect gate="_A12" pin="P" pad="14"/>
<connect gate="_A13" pin="P" pad="15"/>
<connect gate="_A14" pin="P" pad="16"/>
<connect gate="_A15" pin="P" pad="17"/>
<connect gate="_D0" pin="P" pad="49"/>
<connect gate="_D1" pin="P" pad="48"/>
<connect gate="_D2" pin="P" pad="47"/>
<connect gate="_D3" pin="P" pad="46"/>
<connect gate="_D4" pin="P" pad="45"/>
<connect gate="_D5" pin="P" pad="44"/>
<connect gate="_D6" pin="P" pad="43"/>
<connect gate="_D7" pin="P" pad="42"/>
<connect gate="_DEVSELECT\" pin="P" pad="41"/>
<connect gate="_DMA\" pin="P" pad="22"/>
<connect gate="_DMA_IN" pin="P" pad="27"/>
<connect gate="_DMA_OUT" pin="P" pad="24"/>
<connect gate="_GND" pin="P" pad="26"/>
<connect gate="_INH\" pin="P" pad="32"/>
<connect gate="_INT_IN" pin="P" pad="28"/>
<connect gate="_INT_OUT" pin="P" pad="23"/>
<connect gate="_IOSELECT\" pin="P" pad="01"/>
<connect gate="_IOSTR\" pin="P" pad="20"/>
<connect gate="_IRQ\" pin="P" pad="30"/>
<connect gate="_NC@1" pin="P" pad="19"/>
<connect gate="_NC@2" pin="P" pad="35"/>
<connect gate="_NMI\" pin="P" pad="29"/>
<connect gate="_Q3" pin="P" pad="37"/>
<connect gate="_RDY" pin="P" pad="21"/>
<connect gate="_RES\" pin="P" pad="31"/>
<connect gate="_RW" pin="P" pad="18"/>
<connect gate="_USER1" pin="P" pad="39"/>
</connects>
<technologies>
<technology name=""/>
</technologies>
</device>
<device name="MINI" package="A2-50PIN-MINI">
<connects>
<connect gate="_+12V" pin="P" pad="50"/>
<connect gate="_+5V" pin="P" pad="25"/>
<connect gate="_-12V" pin="P" pad="33"/>
<connect gate="_-5V" pin="P" pad="34"/>
<connect gate="_00" pin="P" pad="40"/>
<connect gate="_01" pin="P" pad="38"/>
<connect gate="_7M" pin="P" pad="36"/>
<connect gate="_A00" pin="P" pad="02"/>
<connect gate="_A01" pin="P" pad="03"/>
<connect gate="_A02" pin="P" pad="04"/>
<connect gate="_A03" pin="P" pad="05"/>
<connect gate="_A04" pin="P" pad="06"/>
<connect gate="_A05" pin="P" pad="07"/>
<connect gate="_A06" pin="P" pad="08"/>
<connect gate="_A07" pin="P" pad="09"/>
<connect gate="_A08" pin="P" pad="10"/>
<connect gate="_A09" pin="P" pad="11"/>
<connect gate="_A10" pin="P" pad="12"/>
<connect gate="_A11" pin="P" pad="13"/>
<connect gate="_A12" pin="P" pad="14"/>
<connect gate="_A13" pin="P" pad="15"/>
<connect gate="_A14" pin="P" pad="16"/>
<connect gate="_A15" pin="P" pad="17"/>
<connect gate="_D0" pin="P" pad="49"/>
<connect gate="_D1" pin="P" pad="48"/>
<connect gate="_D2" pin="P" pad="47"/>
<connect gate="_D3" pin="P" pad="46"/>
<connect gate="_D4" pin="P" pad="45"/>
<connect gate="_D5" pin="P" pad="44"/>
<connect gate="_D6" pin="P" pad="43"/>
<connect gate="_D7" pin="P" pad="42"/>
<connect gate="_DEVSELECT\" pin="P" pad="41"/>
<connect gate="_DMA\" pin="P" pad="22"/>
<connect gate="_DMA_IN" pin="P" pad="27"/>
<connect gate="_DMA_OUT" pin="P" pad="24"/>
<connect gate="_GND" pin="P" pad="26"/>
<connect gate="_INH\" pin="P" pad="32"/>
<connect gate="_INT_IN" pin="P" pad="28"/>
<connect gate="_INT_OUT" pin="P" pad="23"/>
<connect gate="_IOSELECT\" pin="P" pad="01"/>
<connect gate="_IOSTR\" pin="P" pad="20"/>
<connect gate="_IRQ\" pin="P" pad="30"/>
<connect gate="_NC@1" pin="P" pad="19"/>
<connect gate="_NC@2" pin="P" pad="35"/>
<connect gate="_NMI\" pin="P" pad="29"/>
<connect gate="_Q3" pin="P" pad="37"/>
<connect gate="_RDY" pin="P" pad="21"/>
<connect gate="_RES\" pin="P" pad="31"/>
<connect gate="_RW" pin="P" pad="18"/>
<connect gate="_USER1" pin="P" pad="39"/>
</connects>
<technologies>
<technology name=""/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="A2GSRAM-44PIN" prefix="ST" uservalue="yes">
<description>&lt;B&gt;Apple IIgs Memory Expansion Slot 44-pin&lt;/B&gt;
&lt;br /&gt;
This is the 44-pin board dimensions for an Apple IIgs Memory Expansion Card
&lt;br /&gt;
Pins are laid out as seen from the top of the slot. Pin 1 is towards the front of the case/keyboard</description>
<gates>
<gate name="_GND@5" symbol="ATPIN"/>
<gate name="_+5V@5" symbol="ATPIN"/>
<gate name="_A15" symbol="ATPIN"/>
<gate name="_A14" symbol="ATPIN"/>
<gate name="_A13" symbol="ATPIN"/>
<gate name="_A12" symbol="ATPIN"/>
<gate name="_A11" symbol="ATPIN"/>
<gate name="_A10" symbol="ATPIN"/>
<gate name="_D1" symbol="ATPIN"/>
<gate name="_CRAS\" symbol="ATPIN"/>
<gate name="_GND@4" symbol="ATPIN"/>
<gate name="_D3" symbol="ATPIN"/>
<gate name="_ABORT" symbol="ATPIN"/>
<gate name="_02" symbol="ATPIN"/>
<gate name="_D5" symbol="ATPIN"/>
<gate name="_D4" symbol="ATPIN"/>
<gate name="_D6" symbol="ATPIN"/>
<gate name="_MSIZE" symbol="ATPIN"/>
<gate name="_CSEL\" symbol="ATPIN"/>
<gate name="_GND@3" symbol="ATPIN"/>
<gate name="_+5V@4" symbol="ATPIN"/>
<gate name="_D0" symbol="ATPIN"/>
<gate name="_GND@1" symbol="ATPIN"/>
<gate name="_+5V@1" symbol="ATPIN"/>
<gate name="_FRA9" symbol="ATPIN"/>
<gate name="_FRA8" symbol="ATPIN"/>
<gate name="_D2" symbol="ATPIN"/>
<gate name="_FRA6" symbol="ATPIN"/>
<gate name="_FRA3" symbol="ATPIN"/>
<gate name="_FRA4" symbol="ATPIN"/>
<gate name="_FRA5" symbol="ATPIN"/>
<gate name="_FRA7" symbol="ATPIN"/>
<gate name="_+5V@2" symbol="ATPIN"/>
<gate name="_FR/W" symbol="ATPIN"/>
<gate name="_FRA0" symbol="ATPIN"/>
<gate name="_FRA2" symbol="ATPIN"/>
<gate name="_FRA1" symbol="ATPIN"/>
<gate name="_D7" symbol="ATPIN"/>
<gate name="_CCAS\" symbol="ATPIN"/>
<gate name="_CROW0" symbol="ATPIN"/>
<gate name="_CROW1" symbol="ATPIN"/>
<gate name="_CROMSEL\" symbol="ATPIN"/>
<gate name="_+5V@3" symbol="ATPIN"/>
<gate name="_GND@2" symbol="ATPIN"/>
</gates>
<devices>
<device name="IIGS-RAM" package="A2GS-44PIN-MEM">
<connects>
<connect gate="_+5V@1" pin="P" pad="02"/>
<connect gate="_+5V@2" pin="P" pad="11"/>
<connect gate="_+5V@3" pin="P" pad="21"/>
<connect gate="_+5V@4" pin="P" pad="24"/>
<connect gate="_+5V@5" pin="P" pad="43"/>
<connect gate="_02" pin="P" pad="31"/>
<connect gate="_A10" pin="P" pad="37"/>
<connect gate="_A11" pin="P" pad="38"/>
<connect gate="_A12" pin="P" pad="39"/>
<connect gate="_A13" pin="P" pad="40"/>
<connect gate="_A14" pin="P" pad="41"/>
<connect gate="_A15" pin="P" pad="42"/>
<connect gate="_ABORT" pin="P" pad="32"/>
<connect gate="_CCAS\" pin="P" pad="17"/>
<connect gate="_CRAS\" pin="P" pad="35"/>
<connect gate="_CROMSEL\" pin="P" pad="20"/>
<connect gate="_CROW0" pin="P" pad="18"/>
<connect gate="_CROW1" pin="P" pad="19"/>
<connect gate="_CSEL\" pin="P" pad="26"/>
<connect gate="_D0" pin="P" pad="25"/>
<connect gate="_D1" pin="P" pad="36"/>
<connect gate="_D2" pin="P" pad="05"/>
<connect gate="_D3" pin="P" pad="33"/>
<connect gate="_D4" pin="P" pad="29"/>
<connect gate="_D5" pin="P" pad="30"/>
<connect gate="_D6" pin="P" pad="28"/>
<connect gate="_D7" pin="P" pad="16"/>
<connect gate="_FR/W" pin="P" pad="12"/>
<connect gate="_FRA0" pin="P" pad="13"/>
<connect gate="_FRA1" pin="P" pad="15"/>
<connect gate="_FRA2" pin="P" pad="14"/>
<connect gate="_FRA3" pin="P" pad="07"/>
<connect gate="_FRA4" pin="P" pad="08"/>
<connect gate="_FRA5" pin="P" pad="09"/>
<connect gate="_FRA6" pin="P" pad="06"/>
<connect gate="_FRA7" pin="P" pad="10"/>
<connect gate="_FRA8" pin="P" pad="04"/>
<connect gate="_FRA9" pin="P" pad="03"/>
<connect gate="_GND@1" pin="P" pad="01"/>
<connect gate="_GND@2" pin="P" pad="22"/>
<connect gate="_GND@3" pin="P" pad="23"/>
<connect gate="_GND@4" pin="P" pad="34"/>
<connect gate="_GND@5" pin="P" pad="44"/>
<connect gate="_MSIZE" pin="P" pad="27"/>
</connects>
<technologies>
<technology name=""/>
</technologies>
</device>
</devices>
</deviceset>
</devicesets>
</library>
</drawing>
</eagle>
