6502/6502-opcodes
1
0
Fork 0
mirror of https://github.com/mcanlas/6502-opcodes.git synced 2025-01-20 10:33:46 +00:00
Code Issues Projects Releases Wiki Activity

trim types; use cats

Browse Source
This commit is contained in:
Mark Canlas 2020-08-12 21:10:19 -04:00
parent e432132328
commit e5a2830be6
3 changed files with 20 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
build.sbt
View File

@ -6,3 +6,4 @@ lazy val root =
libraryDependencies += "org.scalatest" %% "scalatest" % "3.2.1" % "test", libraryDependencies += "org.scalatest" %% "scalatest" % "3.2.1" % "test",
scalafmtOnCompile := true scalafmtOnCompile := true
) )
.withCats

8
project/ProjectPlugin.scala
View File

@ -7,4 +7,12 @@ object ProjectPlugin extends AutoPlugin {
override lazy val projectSettings = Seq( override lazy val projectSettings = Seq(
scalaVersion := "2.13.3" scalaVersion := "2.13.3"
) )
object autoImport {
implicit class ProjectOps(p: Project) {
def withCats: Project =
p
.settings(libraryDependencies += "org.typelevel" %% "cats-core" % "2.2.0-RC2")
}
}
} }

20
src/main/scala/com/htmlism/MatchOpcodes.scala
View File

@ -1,5 +1,7 @@
package com.htmlism package com.htmlism
import cats.implicits._
import java.io.PrintWriter import java.io.PrintWriter
object MatchOpcodes { object MatchOpcodes {
@ -222,41 +224,41 @@ object MatchOpcodes {
n match { n match {
case BitPattern(aaabbb, cc) => case BitPattern(aaabbb, cc) =>
cc match { cc match {
case 0 => (c00 _).tupled(aaabbb) case 0 => (c00 _).tupled(aaabbb).some
case 1 => (c01 _).tupled(aaabbb) case 1 => (c01 _).tupled(aaabbb).some
case 2 => (c10 _).tupled(aaabbb) case 2 => (c10 _).tupled(aaabbb).some
case 3 => None case 3 => None
} }
} }
} }
def c01(aaa: Int, bbb: Int): Option[(Instruction, AddressingMode)] = { def c01(aaa: Int, bbb: Int): (Instruction, AddressingMode) = {
val instruction = val instruction =
Seq(ORA, AND, EOR, ADC, STA, LDA, CMP, SBC)(aaa) Seq(ORA, AND, EOR, ADC, STA, LDA, CMP, SBC)(aaa)
val addressingMode = val addressingMode =
Seq(IndirectX, ZeroPage, Immediate, Absolute, IndirectY, ZeroPageX, AbsoluteY, AbsoluteX)(bbb) Seq(IndirectX, ZeroPage, Immediate, Absolute, IndirectY, ZeroPageX, AbsoluteY, AbsoluteX)(bbb)
Some(instruction -> addressingMode) instruction -> addressingMode
} }
def c10(aaa: Int, bbb: Int): Option[(Instruction, AddressingMode)] = { def c10(aaa: Int, bbb: Int): (Instruction, AddressingMode) = {
val instruction = val instruction =
Seq(ASL, ROL, LSR, ROR, STX, LDX, DEC, INC)(aaa) Seq(ASL, ROL, LSR, ROR, STX, LDX, DEC, INC)(aaa)
val addressingMode = val addressingMode =
Seq(Immediate, ZeroPage, Accumulator, Absolute, NoMode, ZeroPageX, NoMode, AbsoluteX)(bbb) Seq(Immediate, ZeroPage, Accumulator, Absolute, NoMode, ZeroPageX, NoMode, AbsoluteX)(bbb)
Some(instruction -> addressingMode) instruction -> addressingMode
} }
def c00(aaa: Int, bbb: Int): Option[(Instruction, AddressingMode)] = { def c00(aaa: Int, bbb: Int): (Instruction, AddressingMode) = {
val instruction = val instruction =
Seq(NoInstruction, BIT, JMP, JMP, STY, LDY, CPY, CPX)(aaa) Seq(NoInstruction, BIT, JMP, JMP, STY, LDY, CPY, CPX)(aaa)
val addressingMode = val addressingMode =
Seq(Immediate, ZeroPage, NoMode, Absolute, NoMode, ZeroPageX, NoMode, AbsoluteX)(bbb) Seq(Immediate, ZeroPage, NoMode, Absolute, NoMode, ZeroPageX, NoMode, AbsoluteX)(bbb)
Some(instruction -> addressingMode) instruction -> addressingMode
} }
} }