6502/6502bench
1
0
Fork 0
mirror of https://github.com/fadden/6502bench.git synced 2024-12-11 13:50:13 +00:00
Code Issues Projects Releases Wiki Activity
22c47e1d0b
6502bench/SourceGen/SGTestData/Expected/10013-allops-zero-W65C02_merlin32.S

279 lines
5.4 KiB
ArmAsm
Raw Normal View History

Add W65C02S support, part 3 Modified the asm source generators and on-screen display to show the DP arg for BBR/BBS as hex. The instructions are otherwise treated as relative branches, e.g. the DP arg doesn't get factored into the cross-reference table. ACME/cc65 put the bit number in the mnemonic, 64tass wants it to be in the first argument, and Merlin32 wants nothing to do with any of this because it's incompatible with the 65816. Added an "all ops" test for W65C02.
2020-10-11 21:35:17 +00:00
org $1000
jsr L1017
jsr L1099
jsr L10D9
jsr L10EE
jsr L110F
jsr L11CF
nop
nop
nop
brk
dfb $00
L1017 ora ($00,x)
dfb $02,$00
dfb $03
tsb $00
ora $00
asl $00
dfb $07,$00
php
ora #$00
asl A
dfb $0b
tsb: $0000
ora: $0000
asl: $0000
dfb $0f,$00,$00
:L1035 bpl :L1037
:L1037 ora ($00),y
ora ($00)
dfb $13
trb $00
ora $00,x
asl $00,x
dfb $17,$00
clc
ora $0000,y
inc A
dfb $1b
trb: $0000
ora: $0000,x
asl: $0000,x
dfb $1f,$00,$00
:L1056 jsr $0000
and ($00,x)
dfb $22,$00
dfb $23
bit $00
and $00
rol $00
dfb $27,$00
plp
and #$00
rol A
dfb $2b
bit: $0000
and: $0000
rol: $0000
dfb $2f,$00,$00
:L1077 bmi :L1079
:L1079 and ($00),y
and ($00)
dfb $33
bit $00,x
and $00,x
rol $00,x
dfb $37,$00
sec
and $0000,y
dec A
dfb $3b
bit: $0000,x
and: $0000,x
rol: $0000,x
dfb $3f,$00,$00
:L1098 rti
L1099 eor ($00,x)
dfb $42,$00
dfb $43
dfb $44,$00
eor $00
lsr $00
dfb $47,$00
pha
eor #$00
lsr A
dfb $4b
jmp :L10AE
:L10AE eor: $0000
lsr: $0000
dfb $4f,$00,$00
:L10B7 bvc :L10B9
:L10B9 eor ($00),y
eor ($00)
dfb $53
dfb $54,$00
eor $00,x
lsr $00,x
dfb $57,$00
cli
eor $0000,y
phy
dfb $5b
dfb $5c,$00,$00
eor: $0000,x
lsr: $0000,x
dfb $5f,$00,$00
:L10D8 rts
L10D9 adc ($00,x)
dfb $62,$00
dfb $63
stz $00
adc $00
ror $00
dfb $67,$00
pla
adc #$00
ror A
dfb $6b
jmp ($0000)
L10EE adc: $0000
ror: $0000
dfb $6f,$00,$00
:L10F7 bvs :L10F9
:L10F9 adc ($00),y
adc ($00)
dfb $73
stz $00,x
adc $00,x
ror $00,x
dfb $77,$00
sei
adc $0000,y
ply
dfb $7b
jmp ($0000,x)
L110F adc: $0000,x
ror: $0000,x
dfb $7f,$00,$00
:L1118 bra :L111A
:L111A sta ($00,x)
dfb $82,$00
dfb $83
sty $00
sta $00
stx $00
dfb $87,$00
dey
bit #$00
txa
dfb $8b
sty: $0000
sta: $0000
stx: $0000
dfb $8f,$00,$00
:L1138 bcc :L113A
:L113A sta ($00),y
sta ($00)
dfb $93
sty $00,x
sta $00,x
stx $00,y
dfb $97,$00
tya
sta $0000,y
txs
dfb $9b
stz: $0000
sta: $0000,x
stz: $0000,x
dfb $9f,$00,$00
:L1159 ldy #$00
lda ($00,x)
ldx #$00
dfb $a3
ldy $00
lda $00
ldx $00
dfb $a7,$00
tay
lda #$00
tax
dfb $ab
ldy: $0000
lda: $0000
ldx: $0000
dfb $af,$00,$00
:L1179 bcs :L117B
:L117B lda ($00),y
lda ($00)
dfb $b3
ldy $00,x
lda $00,x
ldx $00,y
dfb $b7,$00
clv
lda $0000,y
tsx
dfb $bb
ldy: $0000,x
lda: $0000,x
ldx: $0000,y
dfb $bf,$00,$00
:L119A cpy #$00
cmp ($00,x)
dfb $c2,$00
dfb $c3
cpy $00
cmp $00
dec $00
dfb $c7,$00
iny
cmp #$00
dex
wai
cpy: $0000
cmp: $0000
dec: $0000
dfb $cf,$00,$00
:L11BA bne :L11BC
:L11BC cmp ($00),y
cmp ($00)
dfb $d3
dfb $d4,$00
cmp $00,x
dec $00,x
dfb $d7,$00
cld
cmp $0000,y
phx
stp
L11CF dfb $dc,$00,$00
cmp: $0000,x
dec: $0000,x
dfb $df,$00,$00
:L11DB cpx #$00
sbc ($00,x)
dfb $e2,$00
dfb $e3
cpx $00
sbc $00
inc $00
dfb $e7,$00
inx
sbc #$00
nop
dfb $eb
cpx: $0000
sbc: $0000
inc: $0000
dfb $ef,$00,$00
:L11FB beq :L11FD
:L11FD sbc ($00),y
sbc ($00)
dfb $f3
dfb $f4,$00
sbc $00,x
inc $00,x
dfb $f7,$00
sed
sbc $0000,y
plx
dfb $fb
dfb $fc,$00,$00
sbc: $0000,x
inc: $0000,x
dfb $ff,$00,$00
:L121C rts
Reference in New Issue Copy Permalink