6502/6502bench
1
0
Fork 0
mirror of https://github.com/fadden/6502bench.git synced 2025-02-19 14:31:07 +00:00
Code Issues Projects Releases Wiki Activity

Speling

Browse Source
This commit is contained in:
Andy McFadden 2018-09-30 15:20:46 -07:00
parent 67783f4e66
commit 535f8cecde
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
index.html
View File

@ -39,7 +39,7 @@ features one tool, the SourceGen disassembler.</p>
processor status flags are tracked, allowing identification of branches processor status flags are tracked, allowing identification of branches
that are always/never taken, accurate cycle count listings, and correct that are always/never taken, accurate cycle count listings, and correct
analysis of 65816 code with variable-width registers.</li> analysis of 65816 code with variable-width registers.</li>
<li>Easy generation of assembly source code in populate formats (currently <li>Easy generation of assembly source code in popular formats (currently
cc65 and Merlin 32). Cross-assemblers can be invoked from the GUI to cc65 and Merlin 32). Cross-assemblers can be invoked from the GUI to
verify correctness.</li> verify correctness.</li>
<li>Symbols and constants are provided for ROM and operating system entry <li>Symbols and constants are provided for ROM and operating system entry
@ -98,7 +98,7 @@ features one tool, the SourceGen disassembler.</p>
</ul> </ul>
<li>Miscellaneous:</li> <li>Miscellaneous:</li>
<ul> <ul>
<li>All data files are stored in text formats (primarly JSON).</li> <li>All data files are stored in text formats (primarily JSON).</li>
<li>The project file includes nothing from the data file but a CRC. This <li>The project file includes nothing from the data file but a CRC. This
may allow the project to be shared without violating copyrights (subject may allow the project to be shared without violating copyrights (subject
to local laws).</li> to local laws).</li>