1
0
mirror of https://github.com/fadden/6502bench.git synced 2024-12-01 22:50:35 +00:00
6502bench/SourceGen/SGTestData/Expected/2014-label-dp_64tass.S
Andy McFadden 0abea2beac Update 64tass handling of StackInt ops
The operands for BRK and COP must be expressed as immediate mode
constants, with a leading '#'.
2019-08-19 16:09:11 -07:00

296 lines
5.9 KiB
ArmAsm

;6502bench SourceGen v1.1.0-dev1
.cpu "65816"
* = $1000
.as
.xs
sec
xce
jsr L101F
jsr L10AB
jsr L10F2
jsr L1106
jsr L1109
jsr L112C
jsr L11F9
jsr L11FC
nop
nop
nop
brk
.byte $80
L101F ora (L0080,x)
cop #$80
ora $80,s
tsb L0080
ora L0080
asl L0080
ora [L0080]
php
ora #$80
asl a
phd
tsb @wL0086
ora @wL0086
asl @wL0086
ora @lL0089
bpl L1041
L1041 ora (L0080),y
ora (L0080)
ora ($80,s),y
trb L0080
ora L0080,x
asl L0080,x
ora [L0080],y
clc
ora L0086,y
inc a
tcs
trb @wL0086
ora @wL0086,x
asl @wL0086,x
ora @lL0089,x
jsr L0086
and (L0080,x)
jsl L0089
and $80,s
bit L0080
and L0080
rol L0080
and [L0080]
plp
and #$80
rol a
pld
bit @wL0086
and @wL0086
rol @wL0086
and @lL0089
bmi L1089
L1089 and (L0080),y
and (L0080)
and ($80,s),y
bit L0080,x
and L0080,x
rol L0080,x
and [L0080],y
sec
and L0086,y
dec a
tsc
bit @wL0086,x
and @wL0086,x
rol @wL0086,x
and @lL0089,x
rti
L10AB eor (L0080,x)
.byte $42,$80
eor $80,s
mvp #$84,#$83
eor L0080
lsr L0080
eor [L0080]
pha
eor #$80
lsr a
phk
jmp L10C2
L10C2 eor @wL0086
lsr @wL0086
eor @lL0089
bvc L10CE
L10CE eor (L0080),y
eor (L0080)
eor ($80,s),y
mvn #$84,#$83
eor L0080,x
lsr L0080,x
eor [L0080],y
cli
eor L0086,y
phy
tcd
jml L10E7
L10E7 eor @wL0086,x
lsr @wL0086,x
eor @lL0089,x
rts
L10F2 adc (L0080,x)
per $0ff6
adc $80,s
stz L0080
adc L0080
ror L0080
adc [L0080]
pla
adc #$80
ror a
rtl
L1106 jmp (L0086)
L1109 adc @wL0086
ror @wL0086
adc @lL0089
bvs L1115
L1115 adc (L0080),y
adc (L0080)
adc ($80,s),y
stz L0080,x
adc L0080,x
ror L0080,x
adc [L0080],y
sei
adc L0086,y
ply
tdc
jmp (L0086,x)
L112C adc @wL0086,x
ror @wL0086,x
adc @lL0089,x
bra L1138
L1138 sta (L0080,x)
brl L113D
L113D sta $80,s
sty L0080
sta L0080
stx L0080
sta [L0080]
dey
bit #$80
txa
phb
sty @wL0086
sta @wL0086
stx @wL0086
sta @lL0089
bcc L115B
L115B sta (L0080),y
sta (L0080)
sta ($80,s),y
sty L0080,x
sta L0080,x
stx L0080,y
sta [L0080],y
tya
sta L0086,y
txs
txy
stz @wL0086
sta @wL0086,x
stz @wL0086,x
sta @lL0089,x
ldy #$80
lda (L0080,x)
ldx #$80
lda $80,s
ldy L0080
lda L0080
ldx L0080
lda [L0080]
tay
lda #$80
tax
plb
ldy @wL0086
lda @wL0086
ldx @wL0086
lda @lL0089
bcs L11A0
L11A0 lda (L0080),y
lda (L0080)
lda ($80,s),y
ldy L0080,x
lda L0080,x
ldx L0080,y
lda [L0080],y
clv
lda L0086,y
tsx
tyx
ldy @wL0086,x
lda @wL0086,x
ldx @wL0086,y
lda @lL0089,x
cpy #$80
cmp (L0080,x)
rep #$00
cmp $80,s
cpy L0080
cmp L0080
dec L0080
cmp [L0080]
iny
cmp #$80
dex
wai
cpy @wL0086
cmp @wL0086
dec @wL0086
cmp @lL0089
bne L11E5
L11E5 cmp (L0080),y
cmp (L0080)
cmp ($80,s),y
pei (L0080)
cmp L0080,x
dec L0080,x
cmp [L0080],y
cld
cmp L0086,y
phx
stp
L11F9 jml [L0086]
L11FC cmp @wL0086,x
dec @wL0086,x
cmp @lL0089,x
cpx #$80
sbc (L0080,x)
sep #$00
sbc $80,s
cpx L0080
sbc L0080
inc L0080
sbc [L0080]
inx
sbc #$80
nop
xba
cpx @wL0086
sbc @wL0086
inc @wL0086
sbc @lL0089
beq L122A
L122A sbc (L0080),y
sbc (L0080)
sbc ($80,s),y
pea L0086
sbc L0080,x
inc L0080,x
sbc [L0080],y
sed
sbc L0086,y
plx
xce
jsr (L0086,x)
sbc @wL0086,x
inc @wL0086,x
sbc @lL0089,x
.logical $0080
L0080 bit L0082
L0082 bit L0082
bit L0082
L0086 bit @wL0086
L0089 lda @lL0089
.here