mirror of
https://github.com/sehugg/8bitworkshop.git
synced 2024-11-25 18:33:11 +00:00
34 lines
675 B
Coq
34 lines
675 B
Coq
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
||
|
|
// any use, without warranty, 2019 by Wilson Snyder.
|
||
|
|
// SPDX-License-Identifier: CC0-1.0
|
||
|
|
|
||
|
|
module a(in, out);
|
||
|
|
input in;
|
||
|
|
output out;
|
||
|
|
assign out = !in;
|
||
|
|
sub sub ();
|
||
|
|
initial $display("In '%m'");
|
||
|
|
endmodule
|
||
|
|
|
||
|
|
module b(in, out);
|
||
|
|
input in;
|
||
|
|
output out;
|
||
|
|
assign out = in;
|
||
|
|
sub sub ();
|
||
|
|
initial $display("In '%m'");
|
||
|
|
endmodule
|
||
|
|
|
||
|
|
module c(uniq_in, uniq_out);
|
||
|
|
input uniq_in;
|
||
|
|
output uniq_out;
|
||
|
|
assign uniq_out = !uniq_in;
|
||
|
|
sub sub ();
|
||
|
|
initial $display("In '%m'");
|
||
|
|
endmodule
|
||
|
|
|
||
|
|
module sub;
|
||
|
|
initial $display("In '%m'");
|
||
|
|
endmodule
|