mirror of
https://github.com/sehugg/8bitworkshop.git
synced 2024-11-28 23:49:20 +00:00
14 lines
339 B
Coq
14 lines
339 B
Coq
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
||
|
|
// any use, without warranty, 2019 by Wilson Snyder.
|
||
|
|
// SPDX-License-Identifier: CC0-1.0
|
||
|
|
|
||
|
|
module t_multitop1s;
|
||
|
|
initial $display("In '%m'");
|
||
|
|
endmodule
|
||
|
|
|
||
|
|
module in_subfile;
|
||
|
|
initial $display("In '%m'");
|
||
|
|
endmodule
|