mirror of
https://github.com/sehugg/8bitworkshop.git
synced 2024-08-14 15:29:12 +00:00
56 lines
1.3 KiB
Coq
56 lines
1.3 KiB
Coq
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
//
|
||
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
// without warranty, 2003 by Wilson Snyder.
|
||
|
|
||
|
module t (/*AUTOARG*/
|
||
|
// Inputs
|
||
|
clk
|
||
|
);
|
||
|
input clk;
|
||
|
integer cyc; initial cyc=1;
|
||
|
|
||
|
// verilator lint_off UNOPT
|
||
|
// verilator lint_off UNOPTFLAT
|
||
|
reg [31:0] runner; initial runner = 5;
|
||
|
reg [31:0] runnerm1;
|
||
|
reg [59:0] runnerq;
|
||
|
reg [89:0] runnerw;
|
||
|
always @ (posedge clk) begin
|
||
|
if (cyc!=0) begin
|
||
|
cyc <= cyc + 1;
|
||
|
if (cyc==1) begin
|
||
|
`ifdef verilator
|
||
|
if (runner != 0) $stop; // Initial settlement failed
|
||
|
`endif
|
||
|
end
|
||
|
if (cyc==2) begin
|
||
|
runner = 20;
|
||
|
runnerq = 60'h0;
|
||
|
runnerw = 90'h0;
|
||
|
end
|
||
|
if (cyc==3) begin
|
||
|
if (runner != 0) $stop;
|
||
|
$write("*-* All Finished *-*\n");
|
||
|
$finish;
|
||
|
end
|
||
|
end
|
||
|
end
|
||
|
|
||
|
// This forms a "loop" where we keep going through the always till runner=0
|
||
|
// This isn't "regular" beh code, but insures our change detection is working properly
|
||
|
always @ (/*AS*/runner) begin
|
||
|
runnerm1 = runner - 32'd1;
|
||
|
end
|
||
|
|
||
|
always @ (/*AS*/runnerm1) begin
|
||
|
if (runner > 0) begin
|
||
|
runner = runnerm1;
|
||
|
runnerq = runnerq - 60'd1;
|
||
|
runnerw = runnerw - 90'd1;
|
||
|
$write ("[%0t] runner=%d\n", $time, runner);
|
||
|
end
|
||
|
end
|
||
|
|
||
|
endmodule
|