6502/8bitworkshop
1
0
Fork 0
mirror of https://github.com/sehugg/8bitworkshop.git synced 2024-11-25 18:33:11 +00:00
Code Issues Projects Releases Wiki Activity

verilog: support /

Browse Source
This commit is contained in:
Steven Hugg 2019-09-07 20:00:48 -04:00
parent 894ac96be3
commit 1d5d2cddf0
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/platform/verilog.ts
View File

@ -94,6 +94,9 @@ export function VL_LTES_III(x,lbits,y,lhs,rhs) {
export function VL_GTES_III(x,lbits,y,lhs,rhs) { export function VL_GTES_III(x,lbits,y,lhs,rhs) {
return (VL_EXTENDS_II(x,lbits,lhs) >= VL_EXTENDS_II(x,lbits,rhs)) ? 1 : 0; } return (VL_EXTENDS_II(x,lbits,lhs) >= VL_EXTENDS_II(x,lbits,rhs)) ? 1 : 0; }
export function VL_DIV_III(lbits,lhs,rhs) {
return (((rhs)==0)?0:(lhs)/(rhs)); }
export function VL_MODDIV_III(lbits,lhs,rhs) { export function VL_MODDIV_III(lbits,lhs,rhs) {
return (((rhs)==0)?0:(lhs)%(rhs)); } return (((rhs)==0)?0:(lhs)%(rhs)); }