verilog: fixed RAM Text Display example incrementing by +2

This commit is contained in:
Steven Hugg 2019-08-01 23:10:31 -04:00
parent 8b3bee9e7b
commit 2b09a1a9f4
3 changed files with 3 additions and 2 deletions

View File

@ -130,6 +130,7 @@ TODO:
- support NES_HEADER_16K?
- PPU/TIA register write visualization
- NES crt should mark raster pos when debugging
- OAMDMA in profiler? (haltCycles)
- JSNES
- doesn't support hiding >8 sprites
- doesn't do sprite zero test right

View File

@ -211,7 +211,7 @@ if (window.location.host.endsWith('8bitworkshop.com')) {
</a>
</li>
<li>
<a class="dropdown-item dropdown-link" target="_book_nes" href="https://www.amazon.com/gp/product/1541021304/ref=as_li_qf_sp_asin_il_tl?ie=UTF8&tag=pzp-20&camp=1789&creative=9325&linkCode=as2&creativeASIN=B01N4DSRIZ&linkId=04d39e274c06e6c93b93d20a9a977111">
<a class="dropdown-item dropdown-link" target="_book_nes" href="https://www.amazon.com/gp/product/B07VVJ15JJ/ref=as_li_tl?ie=UTF8&camp=1789&creative=9325&creativeASIN=B07VVJ15JJ&linkCode=as2&tag=pzp-20&linkId=3f90f81256757d641ed2d77adbaa9586">
<img src="images/book_nes.png"/>
&nbsp;&nbsp;<span class="book-title">Making Games For The NES</span>
</a>

View File

@ -72,7 +72,7 @@ module test_ram1_top(clk, reset, hsync, vsync, rgb);
// increment RAM cell
ram_write <= (ram_read + 1);
// only enable write on last scanline of cell
ram_writeenable <= (vpos[2:0] == 7);
ram_writeenable <= display_on && rom_yofs == 7;
end
// on 8th pixel of cell
7: begin