1
0
mirror of https://github.com/sehugg/8bitworkshop.git synced 2026-04-21 21:16:51 +00:00

verilog: fixed reset values

This commit is contained in:
Steven Hugg
2021-07-11 13:41:20 -05:00
parent fd6d539027
commit 2fba433f7a
4 changed files with 568 additions and 27 deletions
+1
View File
@@ -114,6 +114,7 @@ TODO:
- optimize trace log w/ wasm buffer
- yosys compatibility
- randomize on reset? (https://www.xilinx.com/support/documentation/white_papers/wp272.pdf)
- XML should tell us which values are supposed to reset
- single-stepping vector games makes screen fade
- break on stack overflow, illegal op, bad access, BRK, etc
- show in scope instead?