8 Commits

Author	SHA1	Message	Date
Steven Hugg	20ddb8a11f	moved around ALU ops, 16-bit cpu, reg/wire	2018-02-21 11:03:38 -06:00
Steven Hugg	1790ca1747	updated verilog presets and test makefile	2018-02-16 23:33:29 -06:00
Steven Hugg	6b4c3bdbc2	fallback to network if include fails	2018-02-14 14:58:38 -06:00
Steven Hugg	e7067ff50d	worked on CPU	2018-02-10 08:24:35 -06:00
Steven Hugg	9c25aed9fa	preset updates; shadow text for scope view	2018-02-09 16:23:25 -06:00
Steven Hugg	11992645d6	more presets	2018-02-09 00:11:36 -06:00
Steven Hugg	122e462c9f	work on cpu, sprite	2018-02-05 18:05:49 -06:00
Steven Hugg	f0f6783f6b	more verilog presets	2018-02-03 20:37:12 -06:00