mirror of
https://github.com/sehugg/8bitworkshop.git
synced 2024-06-06 09:29:33 +00:00
47 lines
1.1 KiB
Verilog
47 lines
1.1 KiB
Verilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2010 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
// bug291
|
|
module t (/*AUTOARG*/
|
|
// Inputs
|
|
clk
|
|
);
|
|
input clk;
|
|
|
|
integer out18;
|
|
/*AUTOWIRE*/
|
|
// Beginning of automatic wires (for undeclared instantiated-module outputs)
|
|
wire out1; // From test of Test.v
|
|
wire out19; // From test of Test.v
|
|
wire out1b; // From test of Test.v
|
|
// End of automatics
|
|
|
|
Test test (/*AUTOINST*/
|
|
// Outputs
|
|
.out1 (out1),
|
|
.out18 (out18),
|
|
.out1b (out1b),
|
|
.out19 (out19));
|
|
|
|
// Test loop
|
|
always @ (posedge clk) begin
|
|
if (out1 !== 1'b1) $stop;
|
|
if (out18 !== 32'h18) $stop;
|
|
if (out1b !== 1'b1) $stop;
|
|
if (out19 !== 1'b1) $stop;
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
|
|
endmodule
|
|
|
|
module Test (
|
|
output wire out1 = 1'b1,
|
|
output integer out18 = 32'h18,
|
|
output var out1b = 1'b1,
|
|
output var logic out19 = 1'b1
|
|
);
|
|
endmodule
|