1
0
mirror of https://github.com/sehugg/8bitworkshop.git synced 2024-12-28 05:29:33 +00:00
8bitworkshop/presets/verilog/test_pattern.ice

82 lines
1.5 KiB
Plaintext

// -------------------------
$include('ntsc.ice')
// -------------------------
algorithm frame_display(
input uint10 pix_x,
input uint10 pix_y,
input uint1 pix_active,
input uint1 pix_vblank,
output! uint$color_depth$ pix_r,
output! uint$color_depth$ pix_g,
output! uint$color_depth$ pix_b
) <autorun> {
// by default r,g,b are set to zero
pix_r := 0;
pix_g := 0;
pix_b := 0;
// ---------- show time!
while (1) {
// display frame
while (pix_vblank == 0) {
if (pix_active) {
pix_b = pix_x[0,$color_depth$]<<3;
pix_g = pix_y[0,$color_depth$]<<2;
pix_r = pix_x[0,$color_depth$]<<1;
}
}
while (pix_vblank == 1) {} // wait for sync
}
}
// -------------------------
algorithm main(
output! uint$color_depth$ video_r,
output! uint$color_depth$ video_g,
output! uint$color_depth$ video_b,
output! uint1 video_hs,
output! uint1 video_vs
)
<@clock,!reset>
{
uint1 active = 0;
uint1 vblank = 0;
uint10 pix_x = 0;
uint10 pix_y = 0;
ntsc ntsc_driver (
ntsc_hs :> video_hs,
ntsc_vs :> video_vs,
active :> active,
vblank :> vblank,
ntsc_x :> pix_x,
ntsc_y :> pix_y
);
frame_display display (
pix_x <: pix_x,
pix_y <: pix_y,
pix_active <: active,
pix_vblank <: vblank,
pix_r :> video_r,
pix_g :> video_g,
pix_b :> video_b
);
uint8 frame = 0;
// forever
while (1) {
while (vblank == 0) { }
frame = frame + 1;
}
}