mirror of
https://github.com/sehugg/8bitworkshop.git
synced 2024-11-22 14:33:51 +00:00
38 lines
969 B
Verilog
38 lines
969 B
Verilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2015 by Iztok Jeras.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
`define checkh(gotv,expv) do if ((gotv) !== (expv)) begin $write("%%Error: %s:%0d: got='h%x exp='h%x\n", `__FILE__,`__LINE__, (gotv), (expv)); $stop; end while(0)
|
|
|
|
module t (/*AUTOARG*/);
|
|
|
|
// signed source
|
|
logic signed [8-1:0] src;
|
|
|
|
// destination structure
|
|
struct packed {
|
|
logic signed [16-1:0] s;
|
|
logic unsigned [16-1:0] u;
|
|
} dst;
|
|
|
|
initial begin
|
|
// bug882
|
|
// verilator lint_off WIDTH
|
|
src = 8'sh05;
|
|
dst = '{s: src, u: src};
|
|
`checkh (dst.s, 16'h0005);
|
|
`checkh (dst.u, 16'h0005);
|
|
|
|
src = 8'shf5;
|
|
dst = '{s: src, u: src};
|
|
`checkh (dst.s, 16'hfff5);
|
|
`checkh (dst.u, 16'hfff5);
|
|
// verilator lint_on WIDTH
|
|
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
endmodule
|