mirror of
https://github.com/hoglet67/AtomBusMon.git
synced 2024-06-26 00:29:28 +00:00
Changed 6809 timing to provide bags of write address setup and hold time, version now 0.62
Change-Id: I1da33ddd81253f123e231e3cfad7e086bd3de08d
This commit is contained in:
parent
318f7678a3
commit
66b65f1bd6
BIN
MC6809CpuMon.bit
BIN
MC6809CpuMon.bit
Binary file not shown.
|
@ -10,7 +10,7 @@
|
|||
* VERSION and NAME are used in the start-up message
|
||||
********************************************************/
|
||||
|
||||
#define VERSION "0.61"
|
||||
#define VERSION "0.62"
|
||||
|
||||
#if (CPU == Z80)
|
||||
#define NAME "ICE-T80"
|
||||
|
|
|
@ -289,8 +289,13 @@ begin
|
|||
memory_addr when (memory_rd = '1' or memory_wr = '1') else
|
||||
Addr_int;
|
||||
|
||||
Din <= Data;
|
||||
memory_din <= Data;
|
||||
data_latch : process(E)
|
||||
begin
|
||||
if falling_edge(E) then
|
||||
Din <= Data;
|
||||
memory_din <= Data;
|
||||
end if;
|
||||
end process;
|
||||
|
||||
Data <= memory_dout when TSC = '0' and E = '1' and memory_wr = '1' else
|
||||
Dout when TSC = '0' and E = '1' and R_W_n_int = '0' and memory_rd = '0' else
|
||||
|
@ -330,8 +335,8 @@ begin
|
|||
clock_test <= clk_count(1) when EMode_n = '0' else clock7_3728;
|
||||
|
||||
-- Main clocks
|
||||
cpu_clk <= not E;
|
||||
busmon_clk <= E;
|
||||
cpu_clk <= Q;
|
||||
busmon_clk <= not Q;
|
||||
|
||||
-- Quadrature clock generator, unused in 6809E mode
|
||||
quadrature_gen : process(EXTAL)
|
||||
|
|
Loading…
Reference in New Issue
Block a user