1
0
mirror of https://github.com/TomHarte/CLK.git synced 2024-07-03 11:30:02 +00:00
CLK/Components/1770/1770.cpp

33 lines
499 B
C++
Raw Normal View History

2016-09-17 22:01:00 +00:00
//
// 1770.cpp
// Clock Signal
//
// Created by Thomas Harte on 17/09/2016.
// Copyright © 2016 Thomas Harte. All rights reserved.
//
#include "1770.hpp"
using namespace WD;
void WD1770::set_drive(std::shared_ptr<Storage::Disk::Drive> drive)
{
}
void WD1770::set_is_double_density(bool is_double_density)
{
}
void WD1770::set_register(int address, uint8_t value)
{
}
uint8_t WD1770::get_register(int address)
{
return 0;
}
void WD1770::run_for_cycles(unsigned int number_of_cycles)
{
}