2024-02-21 20:43:24 +00:00
|
|
|
//
|
|
|
|
// ARMDecoderTests.m
|
|
|
|
// Clock Signal
|
|
|
|
//
|
|
|
|
// Created by Thomas Harte on 16/02/2024.
|
|
|
|
// Copyright 2024 Thomas Harte. All rights reserved.
|
|
|
|
//
|
|
|
|
|
|
|
|
#import <XCTest/XCTest.h>
|
|
|
|
|
2024-03-01 20:02:47 +00:00
|
|
|
#include "../../../InstructionSets/ARM/Executor.hpp"
|
2024-03-03 02:44:27 +00:00
|
|
|
#include "CSROMFetcher.hpp"
|
2024-02-21 20:43:24 +00:00
|
|
|
|
|
|
|
using namespace InstructionSet::ARM;
|
|
|
|
|
2024-02-22 15:16:54 +00:00
|
|
|
namespace {
|
|
|
|
|
2024-02-29 15:18:09 +00:00
|
|
|
struct Memory {
|
2024-03-03 04:15:17 +00:00
|
|
|
std::vector<uint8_t> rom;
|
|
|
|
|
2024-02-29 15:18:09 +00:00
|
|
|
template <typename IntT>
|
|
|
|
bool write(uint32_t address, IntT source, Mode mode, bool trans) {
|
|
|
|
(void)mode;
|
|
|
|
(void)trans;
|
2024-03-04 02:29:53 +00:00
|
|
|
|
2024-03-03 19:03:08 +00:00
|
|
|
printf("W of %08x to %08x [%lu]\n", source, address, sizeof(IntT));
|
2024-03-04 02:29:53 +00:00
|
|
|
|
|
|
|
if(has_moved_rom_ && address < ram_.size()) {
|
|
|
|
*reinterpret_cast<IntT *>(&ram_[address]) = source;
|
|
|
|
}
|
|
|
|
|
2024-02-29 15:18:09 +00:00
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
|
|
|
template <typename IntT>
|
|
|
|
bool read(uint32_t address, IntT &source, Mode mode, bool trans) {
|
2024-03-04 02:29:53 +00:00
|
|
|
(void)mode;
|
|
|
|
(void)trans;
|
|
|
|
|
|
|
|
if(address >= 0x3800000) {
|
2024-03-03 19:03:08 +00:00
|
|
|
has_moved_rom_ = true;
|
2024-03-03 04:15:17 +00:00
|
|
|
source = *reinterpret_cast<const IntT *>(&rom[address - 0x3800000]);
|
2024-03-03 19:03:08 +00:00
|
|
|
} else if(!has_moved_rom_) {
|
2024-03-03 04:15:17 +00:00
|
|
|
// TODO: this is true only very transiently.
|
|
|
|
source = *reinterpret_cast<const IntT *>(&rom[address]);
|
2024-03-04 02:29:53 +00:00
|
|
|
} else if(address < ram_.size()) {
|
|
|
|
source = *reinterpret_cast<const IntT *>(&ram_[address]);
|
2024-03-03 19:03:08 +00:00
|
|
|
} else {
|
2024-03-04 02:29:53 +00:00
|
|
|
source = 0;
|
2024-03-03 19:03:08 +00:00
|
|
|
printf("Unknown read from %08x [%lu]\n", address, sizeof(IntT));
|
2024-03-03 04:15:17 +00:00
|
|
|
}
|
|
|
|
|
2024-02-29 15:18:09 +00:00
|
|
|
return true;
|
|
|
|
}
|
2024-03-03 19:03:08 +00:00
|
|
|
|
|
|
|
private:
|
|
|
|
bool has_moved_rom_ = false;
|
2024-03-04 02:29:53 +00:00
|
|
|
std::array<uint8_t, 4*1024*1024> ram_{};
|
2024-02-29 15:18:09 +00:00
|
|
|
};
|
|
|
|
|
2024-02-22 15:16:54 +00:00
|
|
|
}
|
|
|
|
|
2024-02-21 20:43:24 +00:00
|
|
|
@interface ARMDecoderTests : XCTestCase
|
|
|
|
@end
|
|
|
|
|
|
|
|
@implementation ARMDecoderTests
|
|
|
|
|
2024-03-02 20:12:03 +00:00
|
|
|
- (void)testBarrelShifterLogicalLeft {
|
|
|
|
uint32_t value;
|
|
|
|
uint32_t carry;
|
|
|
|
|
|
|
|
// Test a shift by 1 into carry.
|
|
|
|
value = 0x8000'0000;
|
|
|
|
shift<ShiftType::LogicalLeft, true>(value, 1, carry);
|
|
|
|
XCTAssertEqual(value, 0);
|
|
|
|
XCTAssertNotEqual(carry, 0);
|
|
|
|
|
|
|
|
// Test a shift by 18 into carry.
|
|
|
|
value = 0x0000'4001;
|
|
|
|
shift<ShiftType::LogicalLeft, true>(value, 18, carry);
|
|
|
|
XCTAssertEqual(value, 0x4'0000);
|
|
|
|
XCTAssertNotEqual(carry, 0);
|
|
|
|
|
|
|
|
// Test a shift by 17, not generating carry.
|
|
|
|
value = 0x0000'4001;
|
|
|
|
shift<ShiftType::LogicalLeft, true>(value, 17, carry);
|
|
|
|
XCTAssertEqual(value, 0x8002'0000);
|
|
|
|
XCTAssertEqual(carry, 0);
|
|
|
|
}
|
|
|
|
|
2024-03-01 23:06:54 +00:00
|
|
|
- (void)testBarrelShifterLogicalRight {
|
|
|
|
uint32_t value;
|
|
|
|
uint32_t carry;
|
|
|
|
|
|
|
|
// Test successive shifts by 4; one generating carry and one not.
|
|
|
|
value = 0x12345678;
|
|
|
|
shift<ShiftType::LogicalRight, true>(value, 4, carry);
|
|
|
|
XCTAssertEqual(value, 0x1234567);
|
|
|
|
XCTAssertNotEqual(carry, 0);
|
|
|
|
|
|
|
|
shift<ShiftType::LogicalRight, true>(value, 4, carry);
|
|
|
|
XCTAssertEqual(value, 0x123456);
|
|
|
|
XCTAssertEqual(carry, 0);
|
|
|
|
|
|
|
|
// Test shift by 1.
|
|
|
|
value = 0x8003001;
|
|
|
|
shift<ShiftType::LogicalRight, true>(value, 1, carry);
|
|
|
|
XCTAssertEqual(value, 0x4001800);
|
|
|
|
XCTAssertNotEqual(carry, 0);
|
|
|
|
|
|
|
|
// Test a shift by greater than 32.
|
|
|
|
value = 0xffff'ffff;
|
|
|
|
shift<ShiftType::LogicalRight, true>(value, 33, carry);
|
|
|
|
XCTAssertEqual(value, 0);
|
|
|
|
XCTAssertEqual(carry, 0);
|
|
|
|
|
|
|
|
// Test shifts by 32: result is always 0, carry is whatever was in bit 31.
|
|
|
|
value = 0xffff'ffff;
|
|
|
|
shift<ShiftType::LogicalRight, true>(value, 32, carry);
|
|
|
|
XCTAssertEqual(value, 0);
|
|
|
|
XCTAssertNotEqual(carry, 0);
|
|
|
|
|
|
|
|
value = 0x7fff'ffff;
|
|
|
|
shift<ShiftType::LogicalRight, true>(value, 32, carry);
|
|
|
|
XCTAssertEqual(value, 0);
|
|
|
|
XCTAssertEqual(carry, 0);
|
|
|
|
|
|
|
|
// Test that a logical right shift by 0 is the same as a shift by 32.
|
|
|
|
value = 0xffff'ffff;
|
|
|
|
shift<ShiftType::LogicalRight, true>(value, 0, carry);
|
|
|
|
XCTAssertEqual(value, 0);
|
|
|
|
XCTAssertNotEqual(carry, 0);
|
2024-02-21 20:43:24 +00:00
|
|
|
}
|
|
|
|
|
2024-03-02 20:12:03 +00:00
|
|
|
- (void)testBarrelShifterArithmeticRight {
|
|
|
|
uint32_t value;
|
|
|
|
uint32_t carry;
|
|
|
|
|
|
|
|
// Test a short negative shift.
|
|
|
|
value = 0x8000'0030;
|
|
|
|
shift<ShiftType::ArithmeticRight, true>(value, 1, carry);
|
|
|
|
XCTAssertEqual(value, 0xc000'0018);
|
|
|
|
XCTAssertEqual(carry, 0);
|
|
|
|
|
|
|
|
// Test a medium negative shift without carry.
|
|
|
|
value = 0xffff'0000;
|
|
|
|
shift<ShiftType::ArithmeticRight, true>(value, 11, carry);
|
|
|
|
XCTAssertEqual(value, 0xffff'ffe0);
|
|
|
|
XCTAssertEqual(carry, 0);
|
|
|
|
|
|
|
|
// Test a medium negative shift with carry.
|
|
|
|
value = 0xffc0'0000;
|
|
|
|
shift<ShiftType::ArithmeticRight, true>(value, 23, carry);
|
|
|
|
XCTAssertEqual(value, 0xffff'ffff);
|
|
|
|
XCTAssertNotEqual(carry, 0);
|
|
|
|
|
|
|
|
// Test a long negative shift.
|
|
|
|
value = 0x8000'0000;
|
|
|
|
shift<ShiftType::ArithmeticRight, true>(value, 32, carry);
|
|
|
|
XCTAssertEqual(value, 0xffff'ffff);
|
|
|
|
XCTAssertNotEqual(carry, 0);
|
|
|
|
|
|
|
|
// Test a positive shift.
|
|
|
|
value = 0x0123'0031;
|
|
|
|
shift<ShiftType::ArithmeticRight, true>(value, 3, carry);
|
|
|
|
XCTAssertEqual(value, 0x24'6006);
|
|
|
|
XCTAssertEqual(carry, 0);
|
|
|
|
}
|
|
|
|
|
|
|
|
- (void)testBarrelShifterRotateRight {
|
|
|
|
uint32_t value;
|
|
|
|
uint32_t carry;
|
|
|
|
|
|
|
|
// Test a short rotate by one hex digit.
|
|
|
|
value = 0xabcd'1234;
|
|
|
|
shift<ShiftType::RotateRight, true>(value, 4, carry);
|
|
|
|
XCTAssertEqual(value, 0x4abc'd123);
|
|
|
|
XCTAssertEqual(carry, 0);
|
|
|
|
|
|
|
|
// Test a longer rotate, with carry.
|
|
|
|
value = 0xa5f9'6342;
|
|
|
|
shift<ShiftType::RotateRight, true>(value, 17, carry);
|
|
|
|
XCTAssertEqual(value, 0xb1a1'52fc);
|
|
|
|
XCTAssertNotEqual(carry, 0);
|
|
|
|
|
|
|
|
// Test a rotate by 32 without carry.
|
|
|
|
value = 0x385f'7dce;
|
|
|
|
shift<ShiftType::RotateRight, true>(value, 32, carry);
|
|
|
|
XCTAssertEqual(value, 0x385f'7dce);
|
|
|
|
XCTAssertEqual(carry, 0);
|
|
|
|
|
|
|
|
// Test a rotate by 32 with carry.
|
|
|
|
value = 0xfecd'ba12;
|
|
|
|
shift<ShiftType::RotateRight, true>(value, 32, carry);
|
|
|
|
XCTAssertEqual(value, 0xfecd'ba12);
|
|
|
|
XCTAssertNotEqual(carry, 0);
|
|
|
|
|
|
|
|
// Test a rotate through carry, carry not set.
|
|
|
|
value = 0x123f'abcf;
|
|
|
|
carry = 0;
|
|
|
|
shift<ShiftType::RotateRight, true>(value, 0, carry);
|
|
|
|
XCTAssertEqual(value, 0x091f'd5e7);
|
|
|
|
XCTAssertNotEqual(carry, 0);
|
|
|
|
|
|
|
|
// Test a rotate through carry, carry set.
|
|
|
|
value = 0x123f'abce;
|
|
|
|
carry = 1;
|
|
|
|
shift<ShiftType::RotateRight, true>(value, 0, carry);
|
|
|
|
XCTAssertEqual(value, 0x891f'd5e7);
|
|
|
|
XCTAssertEqual(carry, 0);
|
|
|
|
}
|
|
|
|
|
2024-03-03 19:11:02 +00:00
|
|
|
// TODO: turn the below into a trace-driven test case.
|
2024-03-04 02:29:53 +00:00
|
|
|
- (void)testROM319 {
|
2024-03-03 02:44:27 +00:00
|
|
|
constexpr ROM::Name rom_name = ROM::Name::AcornRISCOS319;
|
|
|
|
ROM::Request request(rom_name);
|
|
|
|
const auto roms = CSROMFetcher()(request);
|
|
|
|
|
2024-03-04 02:29:53 +00:00
|
|
|
auto executor = std::make_unique<Executor<Model::ARMv2, Memory>>();
|
|
|
|
executor->bus.rom = roms.find(rom_name)->second;
|
2024-03-03 03:40:12 +00:00
|
|
|
|
2024-03-03 19:03:08 +00:00
|
|
|
for(int c = 0; c < 1000; c++) {
|
2024-03-03 03:40:12 +00:00
|
|
|
uint32_t instruction;
|
2024-03-04 02:29:53 +00:00
|
|
|
executor->bus.read(executor->pc(), instruction, executor->registers().mode(), false);
|
2024-03-03 03:40:12 +00:00
|
|
|
|
2024-03-04 02:29:53 +00:00
|
|
|
printf("%08x: %08x [", executor->pc(), instruction);
|
|
|
|
for(int c = 0; c < 15; c++) {
|
|
|
|
printf("r%d:%08x ", c, executor->registers().active[c]);
|
|
|
|
}
|
|
|
|
printf("psr:%08x]\n", executor->registers().status());
|
|
|
|
execute<Model::ARMv2>(instruction, *executor);
|
2024-03-03 03:40:12 +00:00
|
|
|
}
|
2024-03-04 02:29:53 +00:00
|
|
|
}
|
2024-03-03 02:44:27 +00:00
|
|
|
|
2024-02-21 20:43:24 +00:00
|
|
|
@end
|