6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2024-11-26 08:49:37 +00:00
Code Issues Projects Releases Wiki Activity

It sounds like the two sync signals are exclusive ORd.

Browse Source
This commit is contained in:
Thomas Harte 2015-08-19 21:36:33 -04:00
parent 3c3c4d2f7c
commit 043d2f9896
1 changed files with 20 additions and 21 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
Machines/Atari2600.cpp
View File

@ -199,11 +199,6 @@ void Machine::output_pixels(unsigned int count)
} }
} }
// logic: if in vsync, output that; otherwise if in vblank then output that;
// otherwise output a pixel
if(_vSyncEnabled) {
state = (_horizontalTimer < start_of_sync) ? OutputState::Sync : OutputState::Blank;
} else {
// blank is decoded as 68 counts; sync and colour burst as 16 counts // blank is decoded as 68 counts; sync and colour burst as 16 counts
@ -224,6 +219,10 @@ void Machine::output_pixels(unsigned int count)
else if (_horizontalTimer < end_of_sync) state = OutputState::Blank; else if (_horizontalTimer < end_of_sync) state = OutputState::Blank;
else if (_horizontalTimer < start_of_sync) state = OutputState::Sync; else if (_horizontalTimer < start_of_sync) state = OutputState::Sync;
else state = OutputState::Blank; else state = OutputState::Blank;
// logic: if vsync is enabled, output the opposite of the automatic hsync output
if(_vSyncEnabled) {
state = (state = OutputState::Sync) ? OutputState::Blank : OutputState::Sync;
} }
_lastOutputStateDuration++; _lastOutputStateDuration++;