6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2024-11-29 12:50:28 +00:00
Code Issues Projects Releases Wiki Activity

Made first attempt at offering some sort of pictographic of actual RAM contents.

Browse Source
This commit is contained in:
Thomas Harte 2017-08-01 07:34:12 -04:00
parent 3ae699964f
commit 10a5581aea
1 changed files with 21 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
Machines/AmstradCPC/AmstradCPC.cpp
View File

@ -16,7 +16,13 @@ using namespace AmstradCPC;
struct CRTCBusHandler { struct CRTCBusHandler {
public: public:
CRTCBusHandler() : cycles_(0), was_enabled_(false), was_sync_(false), pixel_data_(nullptr), pixel_pointer_(nullptr) {} CRTCBusHandler(uint8_t *ram) :
cycles_(0),
was_enabled_(false),
was_sync_(false),
pixel_data_(nullptr),
pixel_pointer_(nullptr),
ram_(ram) {}
inline void perform_bus_cycle(const Motorola::CRTC::BusState &state) { inline void perform_bus_cycle(const Motorola::CRTC::BusState &state) {
cycles_++; cycles_++;
@ -28,7 +34,16 @@ struct CRTCBusHandler {
pixel_pointer_ = pixel_data_ = crt_->allocate_write_area(320); pixel_pointer_ = pixel_data_ = crt_->allocate_write_area(320);
} }
if(pixel_pointer_) { if(pixel_pointer_) {
*pixel_pointer_++ = 0xff; // the CPC shuffles output lines as:
// MA12 MA11 RA2 RA1 RA0 MA9 MA8 MA7 MA6 MA5 MA4 MA3 MA2 MA1 MA0 CCLK
uint16_t address =
(uint16_t)(
((state.refresh_address & 0x3FF) << 1) |
((state.row_address & 7) << 11) |
((state.refresh_address & 0x1800) << 3)
);
*pixel_pointer_++ = ram_[address];
// flush the current buffer if full // flush the current buffer if full
if(pixel_pointer_ == pixel_data_ + 320) { if(pixel_pointer_ == pixel_data_ + 320) {
@ -81,6 +96,8 @@ struct CRTCBusHandler {
bool was_enabled_, was_sync_; bool was_enabled_, was_sync_;
std::shared_ptr<Outputs::CRT::CRT> crt_; std::shared_ptr<Outputs::CRT::CRT> crt_;
uint8_t *pixel_data_, *pixel_pointer_; uint8_t *pixel_data_, *pixel_pointer_;
uint8_t *ram_;
}; };
class ConcreteMachine: class ConcreteMachine:
@ -89,7 +106,8 @@ class ConcreteMachine:
public: public:
ConcreteMachine() : ConcreteMachine() :
crtc_counter_(HalfCycles(4)), // This starts the CRTC exactly out of phase with the memory accesses crtc_counter_(HalfCycles(4)), // This starts the CRTC exactly out of phase with the memory accesses
crtc_(crtc_bus_handler_) { crtc_(crtc_bus_handler_),
crtc_bus_handler_(ram_) {
// primary clock is 4Mhz // primary clock is 4Mhz
set_clock_rate(4000000); set_clock_rate(4000000);
} }