6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2024-11-26 23:52:26 +00:00
Code Issues Projects Releases Wiki Activity

Move some way towards MOVE.

Browse Source
This commit is contained in:
Thomas Harte 2022-05-18 21:00:10 -04:00
parent 44ae084794
commit 1b87626b82
1 changed files with 37 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

40
Processors/68000Mk2/Implementation/68000Mk2Implementation.hpp
View File

@ -45,9 +45,11 @@ enum ExecutionState: int {
Perform_np,
Perform_np_n,
// MOVE has unique bus usage, so has a specialised state.
// MOVE has unique bus usage, so has specialised states.
MOVEWrite,
MOVEw,
MOVEwRegisterDirect,
MOVEwAddressRegisterIndirectWithPostincrement,
};
// MARK: - The state machine.
@ -240,6 +242,10 @@ void Processor<BusHandler, dtack_is_implicit, permit_overrun, signal_will_perfor
}
break;
CASE(MOVEw)
perform_state_ = MOVEw;
break;
default:
assert(false);
}
@ -321,7 +327,7 @@ void Processor<BusHandler, dtack_is_implicit, permit_overrun, signal_will_perfor
break;
//
// Various forms of perform.
// Various generic forms of perform.
//
#define MoveToWritePhase() \
next_operand_ = operand_flags_ >> 3; \
@ -343,6 +349,34 @@ void Processor<BusHandler, dtack_is_implicit, permit_overrun, signal_will_perfor
#undef MoveToWritePhase
//
// Specific forms of perform.
//
BeginState(MOVEw):
switch(instruction_.mode(1)) {
case Mode::DataRegisterDirect:
case Mode::AddressRegisterDirect:
MoveToState(MOVEwRegisterDirect);
case Mode::AddressRegisterIndirectWithPostincrement:
MoveToState(MOVEwAddressRegisterIndirectWithPostincrement);
default: assert(false);
}
BeginState(MOVEwRegisterDirect):
registers_[instruction_.lreg(1)].w = operand_[1].w;
Prefetch(); // np
MoveToState(Decode);
BeginState(MOVEwAddressRegisterIndirectWithPostincrement):
// TODO: nw
assert(false);
Prefetch() // np
MoveToState(Decode);
// Various states TODO.
#define TODOState(x) \
BeginState(x): [[fallthrough]];