6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2026-04-25 11:17:26 +00:00
Code Issues Projects Releases Wiki Activity

Corrects JSL and RTL.

Browse Source
This commit is contained in:
Thomas Harte
2020-10-28 17:25:40 -04:00
parent 267dd59a59
commit 1e4679ae14
4 changed files with 11 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files
Processors/65816/Implementation/65816Storage.cpp
+3 -3
View File
@@ -298,7 +298,7 @@ struct CPU::WDC65816::ProcessorStorageConstructor {
target(CyclePush); // PBR.
target(CycleAccessStack); // IO.
target(CycleFetchIncrementPC); // New PBR.
target(CycleFetchPC); // New PBR.
target(OperationConstructAbsolute); // Calculate data address.
target(OperationPerform); // [JSL]
@@ -699,7 +699,7 @@ struct CPU::WDC65816::ProcessorStorageConstructor {
target(CyclePull); // New PCH.
target(CyclePull); // New PBR.
target(OperationPerform); // [JML, to perform the RTL]
target(OperationPerform); // [RTL]
}
// 22j. Stack; s, BRK/COP.
@@ -867,7 +867,7 @@ ProcessorStorage::ProcessorStorage() {
/* 0x68 PLA s */ op(stack_pull, LDA);
/* 0x69 ADC # */ op(immediate, ADC);
/* 0x6a ROR A */ op(accumulator, ROR);
/* 0x6b RTL s */ op(stack_rtl, JML);
/* 0x6b RTL s */ op(stack_rtl, RTL);
/* 0x6c JMP (a) */ op(absolute_indirect_jmp, JMPind);
/* 0x6d ADC a */ op(absolute, ADC);
/* 0x6e ROR a */ op(absolute_rmw, ROR);