1
0
mirror of https://github.com/TomHarte/CLK.git synced 2024-11-22 12:33:29 +00:00

Ensure data bus is 0xff during interrupts.

This commit is contained in:
Thomas Harte 2021-07-06 21:58:17 -04:00
parent 99a65d3297
commit 1ec8ff20af

View File

@ -333,6 +333,10 @@ template <bool has_disk_controller> class ConcreteMachine:
switch(cycle.operation) {
default: break;
case PartialMachineCycle::Interrupt:
*cycle.value = 0xff;
break;
case PartialMachineCycle::Input:
switch(address & 0xff) {
default: