6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2024-11-26 08:49:37 +00:00
Code Issues Projects Releases Wiki Activity

Add rotation.

Browse Source
This commit is contained in:
Thomas Harte 2024-02-29 10:47:41 -05:00
parent fd2c5b6679
commit 1f1e7236be
1 changed files with 9 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
OSBindings/Mac/Clock SignalTests/ARMDecoderTests.mm
View File

@ -301,6 +301,7 @@ struct Scheduler {
if constexpr (flags.transfer_byte()) { if constexpr (flags.transfer_byte()) {
did_write = bus_.template write<uint8_t>(address, uint8_t(source), registers_.mode(), trans); did_write = bus_.template write<uint8_t>(address, uint8_t(source), registers_.mode(), trans);
} else { } else {
// "The data presented to the data bus are not affected if the address is not word aligned".
did_write = bus_.template write<uint32_t>(address, source, registers_.mode(), trans); did_write = bus_.template write<uint32_t>(address, source, registers_.mode(), trans);
} }
@ -319,8 +320,14 @@ struct Scheduler {
} else { } else {
did_read = bus_.template read<uint32_t>(address, value, registers_.mode(), trans); did_read = bus_.template read<uint32_t>(address, value, registers_.mode(), trans);
// TODO: "An address offset from a word boundary will cause the data to be rotated into the // "An address offset from a word boundary will cause the data to be rotated into the
// register so that the addressed byte occuplies bits 0 to 7. // register so that the addressed byte occuplies bits 0 to 7."
switch(address & 3) {
case 0: break;
case 1: value = (value >> 8) | (value << 24); break;
case 2: value = (value >> 16) | (value << 16); break;
case 3: value = (value >> 24) | (value << 8); break;
}
} }
if(!did_read) { if(!did_read) {