6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2024-11-25 16:31:42 +00:00
Code Issues Projects Releases Wiki Activity

Solidifies belief that the shift register bit is cleared on read/write.

Browse Source
This commit is contained in:
Thomas Harte 2019-07-08 16:45:15 -04:00
parent 793c2df7ee
commit 245e27c893
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
Components/6522/Implementation/6522Implementation.hpp
View File

@ -92,6 +92,7 @@ template <typename T> void MOS6522<T>::set_register(int address, uint8_t value)
registers_.shift = value;
shift_bits_remaining_ = 8;
registers_.interrupt_flags &= ~InterruptFlag::ShiftRegister;
reevaluate_interrupts();
break;
// Control
@ -189,6 +190,8 @@ template <typename T> uint8_t MOS6522<T>::get_register(int address) {
case 0xa:
shift_bits_remaining_ = 8;
registers_.interrupt_flags &= ~InterruptFlag::ShiftRegister;
reevaluate_interrupts();
return registers_.shift;
case 0xb: return registers_.auxiliary_control;